參數(shù)資料
型號: XC4003E-4VQ100I
廠商: Xilinx Inc
文件頁數(shù): 55/68頁
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 5V 4SPD 100-VQFP
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC4000E/X
LAB/CLB數(shù): 100
邏輯元件/單元數(shù): 238
RAM 位總計: 3200
輸入/輸出數(shù): 77
門數(shù): 3000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
R
May 14, 1999 (Version 1.6)
6-63
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 55: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
RCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
Notes:
1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay conguration by pulling PROGRAM
Low until Vcc is valid.
2. The rst Data byte is loaded and CCLK starts at the end of the rst RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4003E-4VQ100C IC FPGA C-TEMP 5V 4SPD 100-VQFP
AMM36DRSI CONN EDGECARD 72POS DIP .156 SLD
FMC28DRXI-S734 CONN EDGECARD 56POS DIP .100 SLD
XC4003E-4PQ100I IC FPGA I-TEMP 5V 4-SPD 100-PQFP
XC4003E-4PG120I IC FPGA I-TEMP 5V 4-SPD 120-CPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4003H 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC4003H-4PG191C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4003H-4PQ208C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4003H-5PG191C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4003H-5PQ208C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)