參數(shù)資料
型號(hào): XC4005XL-3PQ208I
廠商: Xilinx Inc
文件頁(yè)數(shù): 49/68頁(yè)
文件大小: 0K
描述: IC FPGA I-TEMP 3.3V 3SPD 208PQFP
產(chǎn)品變化通告: Product Discontinuation 27/Apr/2010
標(biāo)準(zhǔn)包裝: 1
系列: XC4000E/X
LAB/CLB數(shù): 196
邏輯元件/單元數(shù): 466
RAM 位總計(jì): 6272
輸入/輸出數(shù): 112
門數(shù): 5000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
R
May 14, 1999 (Version 1.6)
6-57
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
XC4000E/EX/XL Program Readback Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specied by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns
that are taken at device introduction, prior to any process improvements.
The following guidelines reect worst-case values over the recommended operating conditions.
Note 1:
Timing parameters apply to all speed grades.
Note 2:
If rdbk.TRIG is High prior to Finished, Finished will trigger the rst Readback.
Note 1:
Timing parameters apply to all speed grades.
Note 2:
If rdbk.TRIG is High prior to Finished, Finished will trigger the rst Readback.
RTRC
T
RCRT
T
RCRT
T
2
RCL
T
4
RCRR
T
6
RCH
T
5
RCRD
T
7
DUMMY
rdbk.DATA
rdbk.RIP
rdclk.I
rdbk.TRIG
Finished
Internal Net
VALID
X1790
VALID
1
RTRC
T
1
E/EX
Description
Symbol
Min
Max
Units
rdbk.TRIG
rdbk.TRIG setup to initiate and abort Readback
rdbk.TRIG hold to initiate and abort Readback
1
2
TRTRC
TRCRT
200
50
-
ns
rdclk.1
rdbk.DATA delay
rdbk.RIP delay
High time
Low time
7
6
5
4
TRCRD
TRCRR
TRCH
TRCL
-
250
500
ns
XL
Description
Symbol
Min
Max
Units
rdbk.TRIG
rdbk.TRIG setup to initiate and abort Readback
rdbk.TRIG hold to initiate and abort Readback
1
2
TRTRC
TRCRT
200
50
-
ns
rdclk.1
rdbk.DATA delay
rdbk.RIP delay
High time
Low time
7
6
5
4
TRCRD
TRCRR
TRCH
TRCL
-
250
500
ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ASC50DRYN-S734 CONN EDGECARD 100PS DIP .100 SLD
XC4005XL-3PQ208C IC FPGA C-TEMP 3.3V 3SPD 208PQFP
XC4005XL-3PQ160I IC FPGA I-TEMP 3.3V 3SPD 160PQFP
A1425A-1PQG100I IC FPGA 2500 GATES 100-PQFP
A1425A-1PQ100I IC FPGA 2500 GATES 100-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4005XL-3PQ208M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4005XL-3TQ144C 功能描述:IC FPGA C-TEMP 3.3V 3SPD 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4005XL-3TQ144I 功能描述:IC FPGA I-TEMP 3.3V 3SPD 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4005XL-3TQ144M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4005XL-3VQ100C 功能描述:IC FPGA C-TEMP 3.3V 3SP 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789