- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4166 > XC4006E-4PQ208I (Xilinx Inc)IC FPGA I-TEMP 5V 4SPD 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | XC4006E-4PQ208I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 25/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA I-TEMP 5V 4SPD 208-PQFP |
| 產(chǎn)品變化通告： | XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010 |
| 標準包裝： | 1 |
| 系列： | XC4000E/X |
| LAB/CLB數(shù)： | 256 |
| 邏輯元件/單元數(shù)： | 608 |
| RAM 位總計： | 8192 |
| 輸入/輸出數(shù)： | 128 |
| 門數(shù)： | 6000 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
R
May 14, 1999 (Version 1.6)
6-35
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
IOB inputs and outputs interface with the octal lines via the
single-length interconnect lines. Single-length lines are
also used for communication between the octals and dou-
ble-length lines, quads, and longlines within the CLB array.
Segmentation into buffered octals was found to be optimal
for distributing signals over long distances around the
device.
Global Nets and Buffers
Both the XC4000E and the XC4000X have dedicated glo-
bal networks. These networks are designed to distribute
clocks and other high fanout control signals throughout the
devices with minimal skew. The global buffers are
described in detail in the following sections. The text
descriptions and diagrams are summarized in Table 15.
The table shows which CLB and IOB clock pins can be
sourced by which global buffers.
In both XC4000E and XC4000X devices, placement of a
library symbol called BUFG results in the software choos-
ing the appropriate clock buffer, based on the timing
requirements of the design. The detailed information in
these sections is included only for reference.
Global Nets and Buffers (XC4000E only)
Four vertical longlines in each CLB column are driven
exclusively by special global buffers.
These longlines are
in addition to the vertical longlines used for standard inter-
connect. The four global lines can be driven by either of two
types of global buffers. The clock pins of every CLB and
IOB can also be sourced from local interconnect.
Two different types of clock buffers are available in the
XC4000E:
Primary Global Buffers (BUFGP)
Secondary Global Buffers (BUFGS)
Four Primary Global buffers offer the shortest delay and
negligible skew. Four Secondary Global buffers have
slightly longer delay and slightly more skew due to poten-
tially heavier loading, but offer greater exibility when used
to drive non-clock CLB inputs.
The Primary Global buffers must be driven by the
semi-dedicated pads. The Secondary Global buffers can
be sourced by either semi-dedicated pads or internal nets.
Each CLB column has four dedicated vertical Global lines.
Each of these lines can be accessed by one particular Pri-
mary Global buffer, or by any of the Secondary Global buff-
ers, as shown in Figure 34. Each corner of the device has
one Primary buffer and one Secondary buffer.
IOBs along the left and right edges have four vertical global
longlines. Top and bottom IOBs can be clocked from the
global lines in the adjacent CLB column.
A global buffer should be specied for all timing-sensitive
global signal distribution. To use a global buffer, place a
BUFGP (primary buffer), BUFGS (secondary buffer), or
BUFG (either primary or secondary buffer) element in a
schematic or in HDL code.
If desired, attach a LOC
attribute or property to direct placement to the designated
location. For example, attach a LOC=L attribute or property
to a BUFGS symbol to direct that a buffer be placed in one
of the two Secondary Global buffers on the left edge of the
device, or a LOC=BL to indicate the Secondary Global
buffer on the bottom edge of the device, on the left.
L = Left, R = Right, T = Top, B = Bottom
Table 15: Clock Pin Access
XC4000E
XC4000X
Local
Inter-
connect
BUFGP
BUFGS
BUFGLS
L & R
BUFGE
T & B
BUFGE
All CLBs in Quadrant
√√√√√
√
All CLBs in Device
√√√
√
IOBs on Adjacent Vertical
Half Edge
√√√√√
√
IOBs on Adjacent Vertical
Full Edge
√√√√
√
IOBs on Adjacent Horizontal
Half Edge (Direct)
√
IOBs on Adjacent Horizontal
Half Edge (through CLB globals)
√√√√√
√
IOBs on Adjacent Horizontal
Full Edge (through CLB globals)
√√√
√
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ASM43DTAI-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| XC4006E-3PG156I | IC FPGA I-TEMP 5V 3SPD 156-CPGA |
| IDT71V547S75PFG | IC SRAM 4MBIT 75NS 100TQFP |
| XC4006E-3PG156C | IC FPGA C-TEMP 5V 3SPD 156-CPGA |
| ASM43DTBI-S189 | CONN EDGECARD 86POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4006E-4TQ144C | 功能描述:IC FPGA 256 CLB'S 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA（34.55x34.55） |
| XC-4006E-4TQ144I | 制造商:Xilinx 功能描述: |
| XC4006E-4TQ144I | 功能描述:IC FPGA I-TEMP 5V 4SPD 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應商設備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC4006E-5PQ160C | 制造商:Xilinx 功能描述: |
| XC4006ETQ144CMM0021 | 制造商: 功能描述: 制造商:undefined 功能描述: 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。