參數(shù)資料
型號: XC4008E-1PC84C
廠商: Xilinx Inc
文件頁數(shù): 39/68頁
文件大?。?/td> 0K
描述: IC FPGA C-TEMP 5V 1SPD 84-PLCC
產品變化通告: XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標準包裝: 15
系列: XC4000E/X
LAB/CLB數(shù): 324
邏輯元件/單元數(shù): 770
RAM 位總計: 10368
輸入/輸出數(shù): 61
門數(shù): 8000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應商設備封裝: 84-PLCC
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-48
May 14, 1999 (Version 1.6)
Setting CCLK Frequency
For Master modes, CCLK can be generated in either of two
frequencies. In the default slow mode, the frequency
ranges from 0.5 MHz to 1.25 MHz for XC4000E and
XC4000EX devices and from 0.6 MHz to 1.8 MHz for
XC4000XL devices. In fast CCLK mode, the frequency
ranges from 4 MHz to 10 MHz for XC4000E/EX devices and
from 5 MHz to 15 MHz for XC4000XL devices. The fre-
quency is selected by an option when running the bitstream
generation software. If an XC4000 Series Master is driving
an XC3000- or XC2000-family slave, slow CCLK mode
must be used. In addition, an XC4000XL device driving a
XC4000E or XC4000EX should use slow mode. Slow mode
is the default.
Table 19: XC4000 Series Data Stream Formats
Data Stream Format
The data stream (“bitstream”) format is identical for all con-
guration modes.
The data stream formats are shown in Table 19. Bit-serial
data is read from left to right, and byte-parallel data is effec-
tively assembled from this serial bitstream, with the rst bit
in each byte assigned to D0.
The conguration data stream begins with a string of eight
ones, a preamble code, followed by a 24-bit length count
and a separator eld of ones. This header is followed by the
actual conguration data in frames. The length and number
of frames depends on the device type (see Table 20 and
Table 21). Each frame begins with a start eld and ends
with an error check. A postamble code is required to signal
the end of data for a single device. In all cases, additional
start-up bytes of data are required to provide four clocks for
the startup sequence at the end of conguration. Long
daisy chains require additional startup bytes to shift the last
data through the chain. All startup bytes are don’t-cares;
these bytes are not included in bitstreams created by the
Xilinx software.
A selection of CRC or non-CRC error checking is allowed
by the bitstream generation software. The non-CRC error
checking tests for a designated end-of-frame eld for each
frame. For CRC error checking, the software calculates a
running CRC and inserts a unique four-bit partial check at
the end of each frame. The 11-bit CRC check of the last
frame of an FPGA includes the last seven data bits.
Detection of an error results in the suspension of data load-
ing and the pulling down of the INIT pin. In Master modes,
CCLK and address signals continue to operate externally.
The user must detect INIT and initialize a new conguration
by pulsing the PROGRAM pin Low or cycling Vcc.
Data Type
All Other
Modes (D0...)
Fill Byte
11111111b
Preamble Code
0010b
Length Count
COUNT(23:0)
Fill Bits
1111b
Start Field
0b
Data Frame
DATA(n-1:0)
CRC or Constant
Field Check
xxxx (CRC)
or 0110b
Extend Write Cycle
Postamble
01111111b
Start-Up Bytes
xxh
Legend:
Not shaded
Once per bitstream
Light
Once per data frame
Dark
Once per device
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
XC4006E-4TQ144I IC FPGA I-TEMP 5V 4SPD 144-TQFP
XC4006E-4PQ208I IC FPGA I-TEMP 5V 4SPD 208-PQFP
ASM43DTAI-S189 CONN EDGECARD 86POS R/A .156 SLD
XC4006E-3PG156I IC FPGA I-TEMP 5V 3SPD 156-CPGA
IDT71V547S75PFG IC SRAM 4MBIT 75NS 100TQFP
相關代理商/技術參數(shù)
參數(shù)描述
XC4008E-1PC84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4008E-1PG191C 功能描述:IC FPGA C-TEMP 5V 1SPD 191-CPGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應商設備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4008E-1PG191I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4008E-1PQ160C 功能描述:IC FPGA C-TEMP 5V 1SPD 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應商設備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4008E-1PQ160I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)