參數資料
型號: XC4008E-1PQ160C
廠商: Xilinx Inc
文件頁數: 56/68頁
文件大?。?/td> 0K
描述: IC FPGA C-TEMP 5V 1SPD 160-PQFP
產品變化通告: XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標準包裝: 24
系列: XC4000E/X
LAB/CLB數: 324
邏輯元件/單元數: 770
RAM 位總計: 10368
輸入/輸出數: 129
門數: 8000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 160-BQFP
供應商設備封裝: 160-PQFP(28x28)
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-10
May 14, 1999 (Version 1.6)
Flip-Flops
The CLB can pass the combinatorial output(s) to the inter-
connect network, but can also store the combinatorial
results or other incoming data in one or two ip-ops, and
connect their outputs to the interconnect network as well.
The two edge-triggered D-type ip-ops have common
clock (K) and clock enable (EC) inputs. Either or both clock
inputs can also be permanently enabled. Storage element
functionality is described in Table 2.
Latches (XC4000X only)
The CLB storage elements can also be congured as
latches. The two latches have common clock (K) and clock
enable (EC) inputs. Storage element functionality is
described in Table 2.
Clock Input
Each ip-op can be triggered on either the rising or falling
clock edge. The clock pin is shared by both storage ele-
ments. However, the clock is individually invertible for each
storage element. Any inverter placed on the clock input is
automatically absorbed into the CLB.
Clock Enable
The clock enable signal (EC) is active High. The EC pin is
shared by both storage elements. If left unconnected for
either, the clock enable for that storage element defaults to
the active state. EC is not invertible within the CLB.
LOGIC
FUNCTION
OF
G1-G4
G4
G3
G2
G1
G'
LOGIC
FUNCTION
OF
F1-F4
F4
F3
F2
F1
F'
LOGIC
FUNCTION
OF
F', G',
AND
H1
H'
DIN
F'
G'
H'
DIN
F'
G'
H'
G'
H'
F'
S/R
CONTROL
D
EC
RD
Bypass
SD
YQ
XQ
Q
S/R
CONTROL
D
EC
RD
SD
Q
1
K
(CLOCK)
Multiplexer Controlled
by Configuration Program
Y
X
DIN/H2
H1
SR/H0
EC
X6692
C1 C4
4
Figure 1: Simplied Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)
Table 2: CLB Storage Element Functionality
(active rising edge is shown)
Mode
K
EC
SR
D
Q
Power-Up or
GSR
XXXX
SR
Flip-Flop
XX
1
X
SR
__/
1*
0*
D
0X
0*
X
Q
Latch
11*
0*
X
Q
01*
0*
D
Both
X
0
0*
X
Q
Legend:
X
__/
SR
0*
1*
Don’t care
Rising edge
Set or Reset value. Reset is default.
Input is Low or unconnected (default value)
Input is High or unconnected (default value)
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
IDT71V3559S85BQG8 IC SRAM 4MBIT 85NS 165FBGA
IDT71V3559S80BQG8 IC SRAM 4MBIT 80NS 165FBGA
IDT71V3559S75BQ8 IC SRAM 4MBIT 75NS 165FBGA
IDT71V3558SA166BQG8 IC SRAM 4MBIT 166MHZ 165FBGA
IDT71V3558SA133BQG8 IC SRAM 4MBIT 133MHZ 165FBGA
相關代理商/技術參數
參數描述
XC4008E-1PQ160I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC4008E-1PQ208C 功能描述:IC FPGA C-TEMP 5V 1SPD 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數:25475 邏輯元件/單元數:326080 RAM 位總計:16404480 輸入/輸出數:350 門數:- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,FCBGA 供應商設備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4008E-1PQ208C0377 制造商:Xilinx 功能描述:
XC4008E-1PQ208C0436 制造商:Xilinx 功能描述:
XC4008E-1PQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)