- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4004 > XC4010XL-3TQ176C (Xilinx Inc)IC FPGA C-TEMP 3.3V 3SPD 176TQFP PDF資料下載
參數(shù)資料
| 型號： | XC4010XL-3TQ176C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 10/68頁 |
| 文件大小： | 0K |
| 描述： | IC FPGA C-TEMP 3.3V 3SPD 176TQFP |
| 產(chǎn)品變化通告： | Product Discontinuation Notice 28/July/2008 |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 系列： | XC4000E/X |
| LAB/CLB數(shù)： | 400 |
| 邏輯元件/單元數(shù)： | 950 |
| RAM 位總計： | 12800 |
| 輸入/輸出數(shù)： | 145 |
| 門數(shù)： | 10000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 176-LQFP |
| 供應(yīng)商設(shè)備封裝： | 176-TQFP（24x24） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-22
May 14, 1999 (Version 1.6)
XC4000XL 5-Volt Tolerant I/Os
The I/Os on the XC4000XL are fully 5-volt tolerant even
though the VCC is 3.3 volts. This allows 5 V signals to
directly connect to the XC4000XL inputs without damage,
applied before or after 5 volt signals are applied to the I/Os.
This makes the XC4000XL immune to power supply
sequencing problems.
Registered Inputs
The I1 and I2 signals that exit the block can each carry
either the direct or registered input signal.
The input and output storage elements in each IOB have a
common clock enable input, which, through conguration,
can be activated individually for the input or output ip-op,
or both. This clock enable operates exactly like the EC pin
on the XC4000 Series CLB. It cannot be inverted within the
IOB.
The storage element behavior is shown in Table 9.
Table 9: Input Register Functionality
(active rising edge is shown)
Optional Delay Guarantees Zero Hold Time
The data input to the register can optionally be delayed by
several nanoseconds. With the delay enabled, the setup
time of the input ip-op is increased so that normal clock
routing does not result in a positive hold-time requirement.
A positive hold time requirement can lead to unreliable,
temperature- or processing-dependent operation.
The input ip-op setup time is dened between the data
measured at the device I/O pin and the clock input at the
IOB (not at the clock pin). Any routing delay from the device
clock pin to the clock input of the IOB must, therefore, be
subtracted from this setup time to arrive at the real setup
time requirement relative to the device pins. A short speci-
ed setup time might, therefore, result in a negative setup
time at the device pins, i.e., a positive hold-time require-
ment.
When a delay is inserted on the data line, more clock delay
can be tolerated without causing a positive hold-time
requirement. Sufcient delay eliminates the possibility of a
data hold-time requirement at the external pin. The maxi-
mum delay is therefore inserted as the default.
The XC4000E IOB has a one-tap delay element: either the
delay is inserted (default), or it is not. The delay guarantees
a zero hold time with respect to clocks routed through any
of the XC4000E global clock buffers. (See “Global Nets and
Buffers (XC4000E only)” on page 35 for a description of the
global clock buffers in the XC4000E.) For a shorter input
register setup time, with non-zero hold, attach a NODELAY
attribute or property to the ip-op.
The XC4000X IOB has a two-tap delay element, with
choices of a full delay, a partial delay, or no delay. The
attributes or properties used to select the desired delay are
shown in Table 10. The choices are no added attribute,
MEDDELAY, and NODELAY. The default setting, with no
added attribute, ensures no hold time with respect to any of
the XC4000X clock buffers, including the Global Low-Skew
buffers. MEDDELAY ensures no hold time with respect to
the Global Early buffers. Inputs with NODELAY may have a
positive hold time with respect to all clock buffers. For a
description of each of these buffers, see “Global Nets and
Table 10: XC4000X IOB Input Delay Element
Table 8: Supported Sources for XC4000 Series Device
Inputs
Source
XC4000E/EX
Series Inputs
XC4000XL
Series Inputs
5 V,
TTL
5 V,
CMOS
3.3 V
CMOS
Any device, Vcc = 3.3 V,
CMOS outputs
√
Unreli
-able
Data
√
XC4000 Series, Vcc = 5 V,
TTL outputs
√√
Any device, Vcc = 5 V,
TTL outputs (Voh
≤ 3.7 V)
√√
Any device, Vcc = 5 V,
CMOS outputs
√√
√
Mode
Clock
Enable
DQ
Power-Up or
GSR
XX
X
SR
Flip-Flop
__/
1*
D
0X
X
Q
Latch
1
1*
X
Q
01*
D
Both
X
0
X
Q
Legend:
X
__/
SR
0*
1*
Don’t care
Rising edge
Set or Reset value. Reset is default.
Input is Low or unconnected (default value)
Input is High or unconnected (default value)
Value
When to Use
full delay
(default, no
attribute added)
Zero Hold with respect to Global
Low-Skew Buffer, Global Early Buffer
MEDDELAY
Zero Hold with respect to Global Early
Buffer
NODELAY
Short Setup, positive Hold time
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XPC850DEVR66BUR2 | IC MPU POWERQUICC 66MHZ 256-PBGA |
| 1-84982-6 | CONN FFC 16POS 1.00MM VERT SMD |
| IDT70V08S35PF | IC SRAM 512KBIT 35NS 100TQFP |
| IDT70V08S25PF | IC SRAM 512KBIT 25NS 100TQFP |
| IDT70V08S20PF | IC SRAM 512KBIT 20NS 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4010XL-3TQ176C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC4010XL-3TQ176I | 功能描述:IC FPGA I-TEMP 3.3V 3SPD 176TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC4010XL-3TQ176M | 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4010XL-4BG256C | 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4010XL-4BG256I | 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。