參數(shù)資料
型號: XC4013E-3BG225I
廠商: Xilinx Inc
文件頁數(shù): 55/68頁
文件大小: 0K
描述: IC FPGA I-TEMP 5V 3SPD 225-PBGA
產品變化通告: Product Discontinuation 28/Jul/2010
標準包裝: 40
系列: XC4000E/X
LAB/CLB數(shù): 576
邏輯元件/單元數(shù): 1368
RAM 位總計: 18432
輸入/輸出數(shù): 192
門數(shù): 13000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 225-BBGA
供應商設備封裝: 225-PBGA
R
May 14, 1999 (Version 1.6)
6-63
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 55: Master Parallel Mode Programming Switching Characteristics
Address for Byte n
Byte
2 TDRC
Address for Byte n + 1
D7
D6
A0-A17
(output)
D0-D7
RCLK
(output)
CCLK
(output)
DOUT
(output)
1 TRAC
7 CCLKs
CCLK
3 TRCD
Byte n - 1
X6078
Description
Symbol
Min
Max
Units
RCLK
Delay to Address valid
1
TRAC
0
200
ns
Data setup time
2
TDRC
60
ns
Data hold time
3
TRCD
0ns
Notes:
1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay conguration by pulling PROGRAM
Low until Vcc is valid.
2. The rst Data byte is loaded and CCLK starts at the end of the rst RCLK active cycle (rising edge).
This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than
500 ns. EPROM data output has no hold-time requirements.
Product Obsolete or Under Obsolescence
相關PDF資料
PDF描述
XC4013E-3BG225C IC FPGA C-TEMP 5V 3SPD 225-PBGA
AMC60DRYH-S13 CONN EDGECARD 120POS .100 EXTEND
FB8S029JA1 CONN FFC/FPC 0.3MM 29POS R/A SMD
ACB108DHBT CONN EDGECARD 216PS R/A .050 DIP
ABB105DHBR CONN EDGECARD 210PS R/A .050 SLD
相關代理商/技術參數(shù)
參數(shù)描述
XC4013E-3BG225I0167 制造商:Xilinx 功能描述:
XC4013E-3BG240C 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-3BG240I 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-3BG240M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013E-3CB240C 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays