參數(shù)資料
型號： XC4028XL-3HQ304C
廠商： Xilinx Inc
文件頁數(shù)： 11/68頁
文件大?。?/td> 0K
描述： IC FPGA C-TEMP 3.3V 3SPD 304HQFP
產(chǎn)品變化通告： XC4000(XL,XLA,E) Discontinuation 15/Nov/2004
標準包裝： 12
系列： XC4000E/X
LAB/CLB數(shù)： 1024
邏輯元件/單元數(shù)： 2432
RAM 位總計： 32768
輸入/輸出數(shù)： 256
門數(shù)： 28000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 304-BFQFP 裸露焊盤
供應商設備封裝： 304-PQFP（40x40）
R
May 14, 1999 (Version 1.6)
6-23
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Additional Input Latch for Fast Capture (XC4000X only)
The XC4000X IOB has an additional optional latch on the
input. This latch, as shown in Figure 16, is clocked by the
output clock — the clock used for the output ip-op —
rather than the input clock. Therefore, two different clocks
can be used to clock the two input storage elements. This
additional latch allows the very fast capture of input data,
which is then synchronized to the internal clock by the IOB
ip-op or latch.
To use this Fast Capture technique, drive the output clock
pin (the Fast Capture latching signal) from the output of one
of the Global Early buffers supplied in the XC4000X. The
second storage element should be clocked by a Global
Low-Skew buffer, to synchronize the incoming data to the
internal logic. (See Figure 17.) These special buffers are
The Fast Capture latch (FCL) is designed primarily for use
with a Global Early buffer. For Fast Capture, a single clock
signal is routed through both a Global Early buffer and a
Global Low-Skew buffer. (The two buffers share an input
pad.) The Fast Capture latch is clocked by the Global Early
buffer, and the standard IOB ip-op or latch is clocked by
the Global Low-Skew buffer. This mode is the safest way to
use the Fast Capture latch, because the clock buffers on
both storage elements are driven by the same pad. There is
no external skew between clock pads to create potential
problems.
To place the Fast Capture latch in a design, use one of the
special library symbols, ILFFX or ILFLX. ILFFX is a trans-
parent-Low Fast Capture latch followed by an active-High
input ip-op. ILFLX is a transparent-Low Fast Capture
latch followed by a transparent-High input latch. Any of the
clock inputs can be inverted before driving the library ele-
ment, and the inverter is absorbed into the IOB. If a single
BUFG output is used to drive both clock inputs, the soft-
ware automatically runs the clock through both a Global
Low-Skew buffer and a Global Early buffer, and clocks the
Fast Capture latch appropriately.
Figure 16 on page 21 also shows a two-tap delay on the
input. By default, if the Fast Capture latch is used, the Xilinx
software assumes a Global Early buffer is driving the clock,
and selects MEDDELAY to ensure a zero hold time. Select
the desired delay based on the discussion in the previous
subsection.
IOB Output Signals
Output signals can be optionally inverted within the IOB,
and can pass directly to the pad or be stored in an
edge-triggered ip-op. The functionality of this ip-op is
shown in Table 11.
An active-High 3-state signal can be used to place the out-
put buffer in a high-impedance state, implementing 3-state
outputs or bidirectional I/O. Under conguration control, the
output (OUT) and output 3-state (T) signals can be
inverted. The polarity of these signals is independently con-
gured for each IOB.
The 4-mA maximum output current specication of many
FPGAs often forces the user to add external buffers, which
are especially cumbersome on bidirectional I/O lines. The
XC4000E and XC4000EX/XL devices solve many of these
problems by providing a guaranteed output sink current of
12 mA. Two adjacent outputs can be interconnected exter-
nally to sink up to 24 mA. The XC4000E and XC4000EX/XL
FPGAs can thus directly drive buses on a printed circuit
board.
By default, the output pull-up structure is congured as a
TTL-like totem-pole. The High driver is an n-channel pull-up
transistor, pulling to a voltage one transistor threshold
below Vcc. Alternatively, the outputs can be globally cong-
ured as CMOS drivers, with p-channel pull-up transistors
pulling to Vcc. This option, applied using the bitstream gen-
eration software, applies to all outputs on the device. It is
not individually programmable. In the XC4000XL, all out-
puts are pulled to the positive supply rail.
IPAD
BUFGE
BUFGLS
C
CE
DQ
GF
to internal
logic
ILFFX
X9013
Figure 17: Examples Using XC4000X FCL
Table 11: Output Flip-Flop Functionality (active rising
edge is shown)
Mode
Clock
Enable
T
D
Q
Power-Up
or GSR
X
0*
X
SR
Flip-Flop
X0
0*
X
Q
__/
1*
0*
D
XX
1
X
Z
0X
0*
X
Q
Legend:
X
__/
SR
0*
1*
Z
Don’t care
Rising edge
Set or Reset value. Reset is default.
Input is Low or unconnected (default value)
Input is High or unconnected (default value)
3-state
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4028XL-3HQ240I IC FPGA I-TEMP 3.3V 3SPD 240HQFP
XC4028XL-3HQ240C IC FPGA C-TEMP 3.3V 3SPD 240HQFP
XC4028XL-3HQ208I IC FPGA I-TEMP 3.3V 3SPD 208HQFP
XC4028XL-3HQ208C IC FPGA C-TEMP 3.3V 3SPD 208HQFP
XC4028XL-3HQ160I IC FPGA I-TEMP 3.3V 3SPD 160HQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4028XL-3HQ304I 功能描述:IC FPGA I-TEMP 3.3V 3SPD 304HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應商設備封裝:900-FCBGA（31x31） 其它名稱:122-1789
XC4028XL-3PG299C 制造商:Xilinx 功能描述:
XC4028XLA-07HQ240C 制造商:Xilinx 功能描述:
XC4028XLA-08BG352C0314 制造商:Xilinx 功能描述:
XC4028XLA-08BG352C0716 制造商:Xilinx 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*