- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4055 > XC4062XL-3HQ304I (Xilinx Inc)IC FPGA I-TEMP 3.3V 3SPD 304HQFP PDF資料下載
參數(shù)資料
| 型號： | XC4062XL-3HQ304I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 53/68頁 |
| 文件大小： | 0K |
| 描述： | IC FPGA I-TEMP 3.3V 3SPD 304HQFP |
| 產(chǎn)品變化通告： | XC4000(XL,XLA,E) Discontinuation 15/Nov/2004 |
| 標準包裝： | 12 |
| 系列： | XC4000E/X |
| LAB/CLB數(shù)： | 2304 |
| 邏輯元件/單元數(shù)： | 5472 |
| RAM 位總計： | 73728 |
| 輸入/輸出數(shù)： | 256 |
| 門數(shù)： | 62000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 304-BFQFP 裸露焊盤 |
| 供應商設備封裝： | 304-PQFP（40x40） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
R
May 14, 1999 (Version 1.6)
6-61
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Master Serial Mode
In Master Serial mode, the CCLK output of the lead FPGA
drives a Xilinx Serial PROM that feeds the FPGA DIN input.
Each rising edge of the CCLK output increments the Serial
PROM internal address counter. The next data bit is put on
the SPROM data output, connected to the FPGA DIN pin.
The lead FPGA accepts this data on the subsequent rising
CCLK edge.
The lead FPGA then presents the preamble data—and all
data that overows the lead device—on its DOUT pin.
There is an internal pipeline delay of 1.5 CCLK periods,
which means that DOUT changes on the falling CCLK
edge, and the next FPGA in the daisy chain accepts data
on the subsequent rising CCLK edge.
In the bitstream generation software, the user can specify
Fast CongRate, which, starting several bits into the rst
frame, increases the CCLK frequency by a factor of eight.
For actual timing values please refer to “Conguration
Switching Characteristics” on page 68. Be sure that the
serial PROM and slaves are fast enough to support this
data rate. XC2000, XC3000/A, and XC3100A devices do
not support the Fast CongRate option.
The SPROM CE input can be driven from either LDC or
DONE. Using LDC avoids potential contention on the DIN
pin, if this pin is congured as user-I/O, but LDC is then
restricted to be a permanently High user output after con-
guration. Using DONE can also avoid contention on DIN,
provided the early DONE option is invoked.
Figure 51 on page 60 shows a full master/slave system.
The leftmost device is in Master Serial mode.
Master Serial mode is selected by a <000> on the mode
pins (M2, M1, M0).
Figure 53: Master Serial Mode Programming Switching Characteristics
Description
Symbol
Min
Max
Units
CCLK
DIN setup
1
TDSCK
20
ns
DIN hold
2
TCKDS
0ns
Notes:
1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay conguration by pulling PROGRAM
Low until Vcc is valid.
2. Master Serial mode timing is based on testing in slave mode.
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
1
TDSCK
2
TCKDS
n
n + 1
n + 2
n – 3
n – 2
n – 1
n
X3223
Product Obsolete or Under Obsolescence
相關PDF資料 |
PDF描述 |
|---|---|
| XC4062XL-3HQ304C | IC FPGA C-TEMP 3.3V 3SPD 304HQFP |
| ASC65DRAH-S734 | CONN EDGECARD 130PS .100 R/A PCB |
| FMC25DREN-S734 | CONN EDGECARD 50POS .100 EYELET |
| MC68340CFE25E | IC MPU W/DMA 25MHZ 144-CQFP |
| MPC603RRX200TC | IC MPU 32BIT 200MHZ 255-CBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC4062XL-3PG475C | 制造商:Xilinx 功能描述: |
| XC4062XL-3PG475I | 制造商:Xilinx 功能描述: |
| XC4062XLA-07BG352C | 制造商:Xilinx 功能描述: |
| XC4062XLA-07BG432C | 制造商:Xilinx 功能描述: |
| XC4062XLA-07HQ208C | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。