參數(shù)資料
型號(hào): XC4VLX60-10FFG668C
廠商: Xilinx Inc
文件頁(yè)數(shù): 27/58頁(yè)
文件大小: 0K
描述: IC FPGA VIRTEX-4 60K 668-FCBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-4 LX
LAB/CLB數(shù): 6656
邏輯元件/單元數(shù): 59904
RAM 位總計(jì): 2949120
輸入/輸出數(shù): 448
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 668-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 668-FCBGA
配用: HW-AFX-FF668-400-ND - BOARD DEV VIRTEX 4 FF668
其它名稱: 122-1494
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
33
Block RAM and FIFO Switching Characteristics
Table 40: Block RAM Switching Characteristics
Symbol
Description
Speed Grade
Units
-12
-11
-10
Sequential Delays
TRCKO_DORA
Clock CLK to DOUT output (without output register)(2)
1.65
1.83
2.10
ns, Max
Clock CLK to DOUT output with ECC
(without output register)
3.00
3.33
3.83
ns, Max
TRCKO_DOA
Clock CLK to DOUT output (with output register)(3)
0.72
0.80
0.92
ns, Max
Clock CLK to DOUT output with ECC (with output
register)
2.00
2.20
2.50
ns, Max
Setup and Hold Times Before Clock CLK
TRCCK_ADDR / TRCKC_ADDR
ADDR inputs
0.34
0.26
0.37
0.28
0.43
0.33
ns, Min
TRDCK_DI / TRCKD_DI
DIN inputs(4)
0.18
0.26
0.20
0.28
0.23
0.33
ns, Min
TRCCK_EN / TRCKC_EN
EN input(5)
0.41
0.26
0.45
0.28
0.52
0.33
ns, Min
TRCCK_REGCE /TRCKC_REGCE
CE input of output register
0.25
0.26
0.27
0.28
0.32
0.33
ns, Min
TRCCK_SSR / TRCKC_SSR
RST input
0.25
0.26
0.27
0.28
0.32
0.33
ns, Min
TRCCK_WE / TRCKC_WE
WEN input
0.59
0.26
0.65
0.28
0.75
0.33
ns, Min
Maximum Frequency
FMAX
Write first and no change mode
500.00
450.45
400.00
MHz
FMAX
Read first mode
500.00
450.45
400.00
MHz
CLK-to-CLK
Read first mode
500.00
450.45
400.00
MHz
Notes:
1.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed “best-case,” but if a “0” is listed,
there is no positive hold time.
2.
TRCKO_DORA includes TRCKO_DOWA, TRCKO_DOPAR, and TRCKO_DOPAW as well as the B port equivalent timing parameters.
3.
TRCKO_DOA includes TRCKO_DOPA as well as the B port equivalent timing parameters.
4.
TRCKO_DI includes both A and B inputs as well as the parity inputs of A and B.
5.
Xilinx block RAMs do not have asynchronous inputs on an enabled port address. During the time that a port is enabled, its addresses must be stable
during the specified set-up time. Do not create an asynchronous input on an enabled port address.
相關(guān)PDF資料
PDF描述
RSC65DRYN-S734 CONN EDGECARD 130PS DIP .100 SLD
XC5VLX50-1FF676I IC FPGA VIRTEX-5 50K 676FBGA
BR93L46-W IC EEPROM 1KBIT 2MHZ 8DIP
XC5VLX50-1FFG676I IC FPGA VIRTEX-5 50K 676-FBGA
BR24L08FVM-WE2 IC EEPROM 8KBIT 400KHZ 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX60-10FFG668I 功能描述:IC FPGA VIRTEX-4 LX 60K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-11FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VLX60-11FF1148I 功能描述:IC FPGA VIRTEX-4LX 1148FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-11FF668C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 668FCBGA - Trays
XC4VLX60-11FF668CES 制造商:Xilinx 功能描述: