參數(shù)資料
型號: XC4VLX60-11FFG668C
廠商: Xilinx Inc
文件頁數(shù): 39/58頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 60K 668-FCBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-4 LX
LAB/CLB數(shù): 6656
邏輯元件/單元數(shù): 59904
RAM 位總計: 2949120
輸入/輸出數(shù): 448
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 668-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 668-FCBGA
配用: HW-AFX-FF668-400-ND - BOARD DEV VIRTEX 4 FF668
其它名稱: 122-1496
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
44
System-Synchronous Switching Characteristics
Virtex-4 FPGA Pin-to-Pin Output Parameter Guidelines
All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are
listed in Table 54. Values are expressed in nanoseconds unless otherwise noted.
Table 54: Global Clock Input to Output Delay for LVCMOS25 Standard, 12 mA, Fast Slew Rate, with DCM
Symbol
Description
Device
Speed Grade
Units
-12
-11
-10
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM.
TICKOFDCM
Global Clock and OFF with DCM
XC4VLX15
2.43
2.81
3.25
ns
XC4VLX25
2.60
2.95
3.36
ns
XC4VLX40
2.54
2.91
3.32
ns
XC4VLX60
2.69
3.05
3.45
ns
XC4VLX80
2.88
3.27
3.72
ns
XC4VLX100
2.94
3.33
3.79
ns
XC4VLX160
2.94
3.35
3.82
ns
XC4VLX200
N/A
3.51
4.02
ns
XC4VSX25
2.65
2.99
3.39
ns
XC4VSX35
2.81
3.18
3.60
ns
XC4VSX55
2.83
3.20
3.62
ns
XC4VFX12
2.43
2.78
3.18
ns
XC4VFX20
2.54
2.88
3.26
ns
XC4VFX40
2.87
3.25
3.67
ns
XC4VFX60
2.92
3.31
3.77
ns
XC4VFX100
3.16
3.58
4.06
ns
XC4VFX140
N/A
3.79
4.30
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
2.
DCM output jitter is already included in the timing calculation.
相關(guān)PDF資料
PDF描述
XC5VLX50-3FF676C IC FPGA VIRTEX-5 50K 676FBGA
BR25L010FVM-WTR IC EEPROM SER 1KB SPI BUS 8MSOP
XC5VLX50-2FF676I IC FPGA VIRTEX-5 50K 676FBGA
AMC31DRYH-S93 CONN EDGECARD 62POS DIP .100 SLD
XC5VLX50-2FFG676I IC FPGA VIRTEX-5 50K 676-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX60-11FFG668I 功能描述:IC FPGA VIRTEX-4 LX 60K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-12FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VLX60-12FF668C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 59904 CELLS 90NM 1.2V 668FCBGA - Trays
XC4VLX60-12FFG1148C 功能描述:IC FPGA VIRTEX-4 LX 60K 1148FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX60-12FFG668C 功能描述:IC FPGA VIRTEX-4 LX 60K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5