- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4219 > XC5VFX30T-3FFG665C (Xilinx Inc)IC FPGA VIRTEX 5 30K 665FFGBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC5VFX30T-3FFG665C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 5/13頁 |
| 文件大小： | 0K |
| 描述： | IC FPGA VIRTEX 5 30K 665FFGBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex®-5 FXT |
| LAB/CLB數(shù)： | 2560 |
| 邏輯元件/單元數(shù)： | 32768 |
| RAM 位總計(jì)： | 2506752 |
| 輸入/輸出數(shù)： | 360 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 665-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 665-FCBGA |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 |
Virtex-5 Family Overview
DS100 (v5.0) February 6, 2009
Product Specification
13
R
Notice of Disclaimer
THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN (“PRODUCTS”) ARE SUBJECT TO THE TERMS AND
CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED
WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE
SPECIFICATIONS STATED IN THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.
PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE
PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES
THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO
APPLICABLE LAWS AND REGULATIONS.
Virtex-5 FPGA Documentation
Complete and up-to-date documentation of the Virtex-5 family of FPGAs is available on the Xilinx website. In addition to the
most recent Virtex-5 Family Overview, the following files are also available for download:
Virtex-5 FPGA Data Sheet: DC and Switching
Characteristics (DS202)
This data sheet contains the DC and Switching
Characteristic specifications for the Virtex-5 family.
Virtex-5 FPGA User Guide (UG190)
This guide includes chapters on:
Clocking Resources
Clock Management Technology (CMT)
Phase-Locked Loops (PLL)
Block RAM
Configurable Logic Blocks (CLBs)
SelectIO Resources
SelectIO Logic Resources
Advanced SelectIO Logic Resources
Virtex-5 FPGA XtremeDSP Design Considerations
(UG193)
This guide describes the DSP48E slice and includes
reference designs for using DSP48E math functions and
various filters.
Virtex-5 FPGA Configuration Guide (UG191)
This all-encompassing configuration guide includes
chapters on configuration interfaces (serial and parallel),
multi-bitstream management, bitstream encryption,
Boundary-Scan and JTAG configuration, and
reconfiguration techniques.
Virtex-5 FPGA Packaging and Pinout Specification
(UG195)
This specification includes the tables for device/package
combinations and maximum I/Os, pin definitions, pinout
tables, pinout diagrams, mechanical drawings, and thermal
specifications.
Virtex-5 FPGA PCB Designer’s Guide (UG203)
This guide provides information on PCB design for Virtex-5
devices, with a focus on strategies for making design
decisions at the PCB and interface level.
Virtex-5 FPGA System Monitor User Guide (UG192)
The System Monitor functionality is outlined in this guide.
Virtex-5 FPGA RocketIO GTP Transceiver User Guide
This guide describes the RocketIO GTP transceivers
available in the Virtex-5 LXT and SXT platforms.
Virtex-5 FPGA RocketIO GTX Transceiver User Guide
This guide describes the RocketIO GTX transceivers
available in the Virtex-5 TXT and FXT platforms.
Virtex-5 FPGA Tri-Mode Ethernet MAC User Guide
This guide describes the dedicated Tri-Mode Ethernet
Media Access Controller available in the Virtex-5 LXT, SXT,
TXT, and FXT platforms.
Virtex-5 FPGA Integrated Endpoint Block for PCI
Express Designs User Guide (UG197)
This guide describes the integrated Endpoint blocks in the
Virtex-5 LXT, SXT, TXT, and FXT platforms that are PCI
Express compliant.
Embedded Processor Block in Virtex-5 FPGAs
Reference Guide (UG200)
This reference guide is a description of the embedded
processor block available in the Virtex-5 FXT platform.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC5VFX30T-2FFG665I | IC FPGA VIRTEX-5FX 30K 665-FCBGA |
| XC5VLX50-2FF1153C | IC FPGA VIRTEX-5 50K 1153FBGA |
| XC6VCX75T-1FFG784I | IC FPGA VIRTEX 6 74K 784FFGBGA |
| RSA50DTBT-S273 | CONN EDGECARD 100PS R/A .125 SLD |
| XC4VSX35-11FF668I | IC FPGA VIRTEX-4SX 668FFBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC5VFX70T | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview |
| XC5VFX70T-1FF1136C | 制造商:Xilinx 功能描述:FPGA VIRTEX-5 65NM 1V 1136FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX5FX 30K 1136BGA 制造商:Xilinx 功能描述:IC FPGA 640 I/O 1136FCBGA |
| XC5VFX70T-1FF1136CES | 功能描述:IC FPGAVIRTEX5FX ES 70K 1136FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-5 FXT 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC5VFX70T-1FF1136I | 功能描述:IC FPGA VIRTEX-5FXT 1136FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-5 FXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VFX70T-1FF665C | 制造商:Xilinx 功能描述:FPGA VIRTEX-5 65NM 1V 665FCBGA - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX5FX 70K 665-FCBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。