T<" />
參數(shù)資料
型號(hào): XC5VLX30-1FF324I
廠商: Xilinx Inc
文件頁(yè)數(shù): 81/91頁(yè)
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 30K 324FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 2400
邏輯元件/單元數(shù): 30720
RAM 位總計(jì): 1179648
輸入/輸出數(shù): 220
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 324-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 324-FCBGA(19x19)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-AFX-FF324-500-G-ND - BOARD DEV VIRTEX 5 FF324
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
82
TPSDCMPLL_0/
TPHDCMPLL_0
No Delay Global Clock and IFF(2) with DCM and
PLL in Source-Synchronous Mode
XC5VTX150T
N/A
0.40
0.89
0.40
0.94
ns
XC5VTX240T
N/A
0.38
1.12
0.39
1.17
ns
XC5VFX30T
0.34
0.83
0.36
0.87
0.37
0.92
ns
XC5VFX70T
0.29
0.75
0.32
0.78
0.32
0.83
ns
XC5VFX100T
0.35
0.90
0.35
0.92
0.35
0.96
ns
XC5VFX130T
0.33
1.07
0.37
1.11
0.41
1.16
ns
XC5VFX200T
N/A
0.29
1.42
0.33
1.46
ns
Notes:
1.
Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the
Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global
Clock input signal using the fastest process, lowest temperature, and highest voltage. The timing values were measured using the fine-phase
adjustment feature of the DCM. These measurements include CMT jitter; DCM CLK0 driving PLL, PLL CLKOUT0 driving BUFG. Package
skew is not included in these measurements.
2.
IFF = Input Flip-Flop.
Table 97: Global Clock Setup and Hold With DCM and PLL in Source-Synchronous Mode
Symbol
Description
Device
Speed Grade
Units
-
3
-
2
-
1
相關(guān)PDF資料
PDF描述
SST39WF1601-70-4C-MAQE-T IC MEM MPF 16MBIT FLASH 48WFBGA
SST39WF1601-70-4C-MAQE IC FLASH MPF 16MBIT 70NS 48WFBGA
1-745130-6 CONN FERRULE OUTER CRIMP DB9-50
XCV300E-7BG432C IC FPGA 1.8V C-TEMP 432-MBGA
XCV300E-6BG432I IC FPGA 1.8V I-TEMP 432-MBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX30-1FF676C 功能描述:IC FPGA VIRTEX-5 30K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX30-1FF676CES 制造商:Xilinx 功能描述:
XC5VLX30-1FF676I 功能描述:IC FPGA VIRTEX-5 30K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX30-1FFG324C 功能描述:IC FPGA VIRTEX-5 30K 324FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門(mén)數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241
XC5VLX30-1FFG324CES 功能描述:IC FPGA VIRTEX-5 ES 30K 324-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門(mén)數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789