參數(shù)資料
型號: XC5VLX50-2FF1153I
廠商: Xilinx Inc
文件頁數(shù): 36/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 50K 1153FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計: 1769472
輸入/輸出數(shù): 560
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1153-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1153-FCBGA(35x35)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1153-500-G-ND - BOARD DEV VIRTEX 5 FF1153
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
41
Table 61: OLOGIC Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
Setup/Hold
TODCK/TOCKD
D1/D2 pins Setup/Hold with respect to CLK
0.30
–0.21
0.36
–0.21
0.44
–0.21
ns
TOOCECK/TOCKOCE
OCE pin Setup/Hold with respect to CLK
0.16
–0.07
0.19
–0.07
0.23
–0.07
ns
TOSRCK/TOCKSR
SR/REV pin Setup/Hold with respect to CLK
0.93
–0.20
1.02
–0.20
1.16
–0.20
ns
TOTCK/TOCKT
T1/T2 pins Setup/Hold with respect to CLK
0.28
–0.18
0.34
–0.18
0.41
–0.18
ns
TOTCECK/TOCKTCE
TCE pin Setup/Hold with respect to CLK
0.20
–0.06
0.23
–0.06
0.29
–0.06
ns
Combinatorial
TDOQ
D1 to OQ out or T1 to TQ out
0.62
0.70
0.83
ns
Sequential Delays
TOCKQ
CLK to OQ/TQ out
0.61
0.62
ns
TRQ
SR/REV pin to OQ/TQ out
1.63
1.89
2.27
ns
TGSRQ
Global Set/Reset to Q outputs
7.30
10.10
ns
Set/Reset
TRPW
Minimum Pulse Width, SR/REV inputs
0.80
0.98
1.25
ns, Min
相關(guān)PDF資料
PDF描述
ACB105DHRD CONN CARD EXTEND 210POS .050"
ABB105DHRD CONN CARD EXTEND 210POS .050"
ACB100DHLT CONN EDGECARD 200PS .050 DIP SLD
XC2V3000-4FFG1152C IC VIRTEX-II FPGA 3M 1152-FCBGA
XC2V3000-4BF957C IC FPGA VIRTEX II 3M 957-FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX50-2FF324C 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-2FF324I 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-2FF676C 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-2FF676CES 制造商:Xilinx 功能描述:
XC5VLX50-2FF676I 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5