參數(shù)資料
型號(hào): XC5VLX50-2FF324I
廠商: Xilinx Inc
文件頁數(shù): 64/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 50K 324FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計(jì): 1769472
輸入/輸出數(shù): 220
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 324-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 324-FCBGA(19x19)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF324-500-G-ND - BOARD DEV VIRTEX 5 FF324
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
67
Table 89: Global Clock Input to Output Delay With DCM and PLL in System-Synchronous Mode
Symbol
Description
Device
Speed Grade
Units
-3
-2
-1
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, with DCM and PLL
in System-Synchronous Mode
TICKOFDCM_PLL
Global Clock and OUTFF with DCM and PLL
XC5VLX20T
N/A
2.45
2.84
ns
XC5VLX30
2.25
2.48
2.84
ns
XC5VLX30T
2.25
2.48
2.84
ns
XC5VLX50
2.27
2.50
2.86
ns
XC5VLX50T
2.27
2.50
2.86
ns
XC5VLX85
2.33
2.55
2.91
ns
XC5VLX85T
2.33
2.55
2.91
ns
XC5VLX110
2.38
2.61
2.97
ns
XC5VLX110T
2.38
2.61
2.97
ns
XC5VLX155
2.43
2.66
3.01
ns
XC5VLX155T
2.43
2.66
3.01
ns
XC5VLX220
N/A
2.75
3.09
ns
XC5VLX220T
N/A
2.75
3.09
ns
XC5VLX330
N/A
2.92
3.28
ns
XC5VLX330T
N/A
2.92
3.28
ns
XC5VSX35T
2.36
2.59
2.94
ns
XC5VSX50T
2.38
2.61
2.96
ns
XC5VSX95T
N/A
2.56
2.91
ns
XC5VSX240T
N/A
2.92
3.27
ns
XC5VTX150T
N/A
2.69
3.06
ns
XC5VTX240T
N/A
2.70
3.06
ns
XC5VFX30T
2.47
2.74
3.11
ns
XC5VFX70T
2.40
2.66
3.03
ns
XC5VFX100T
2.25
2.51
2.91
ns
XC5VFX130T
2.32
2.59
2.98
ns
XC5VFX200T
N/A
2.79
3.18
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
2.
DCM and PLL output jitter are already included in the timing calculation.
相關(guān)PDF資料
PDF描述
XC4VFX40-10FFG1152C IC FPGA VIRTEX-4 FX 40K 1152FBGA
XC4VLX40-10FF1148I IC FPGA VIRTEX-4LX 1148FFBGA
XC5VLX50T-1FF665C IC FPGA VIRTEX-5 50K 665FCBGA
BR24S16NUX-WTR IC EEPROM 16KBIT 100KHZ VSON8
XC2V2000-4FG676I IC FPGA VIRTEX-II 676FGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX50-2FF676C 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-2FF676CES 制造商:Xilinx 功能描述:
XC5VLX50-2FF676I 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-2FFG1153C 功能描述:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-2FFG1153C4113 制造商:Xilinx 功能描述: