參數(shù)資料
型號(hào): XC5VLX50T-2FF665C
廠商: Xilinx Inc
文件頁(yè)數(shù): 18/91頁(yè)
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 50K 665FCBGA
產(chǎn)品變化通告: Step Intro and Pkg Change 11/March/2008
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LXT
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計(jì): 2211840
輸入/輸出數(shù): 360
電源電壓: 0.95 V ~ 1.05 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 665-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 665-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
25
CRC Block Switching Characteristics
Ethernet MAC Switching Characteristics
Consult UG194: Virtex-5 FPGA Tri-mode Ethernet Media Access Controller User Guide for further information.
Endpoint Block for PCI Express Designs Switching Characteristics
Consult UG197: Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs User Guide for further information.
JT_SJ750
Sinusoidal Jitter(4)(6)
750 Mb/s
0.57
UI
JT_SJ150
Sinusoidal Jitter(4)(6)
150 Mb/s
0.57
UI
SJ Jitter Tolerance with Stressed Eye(3)
JT_TJSE4.25
Total Jitter with Stressed
Eye(7)
4.25 Gb/s
0.69
UI
JT_SJSE4.25
Sinusoidal Jitter with
Stressed Eye(7)
4.25 Gb/s
0.1
UI
Notes:
1.
Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2.
Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm
resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
3.
All jitter values are based on a Bit Error Ratio of 1e–12.
4.
Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
5.
PLL frequency at 1.6 GHz and OUTDIV = 1.
6.
GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.
7.
Composite jitter with RX equalizer enabled. DFE disabled.
Table 48: CRC Block Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
FCRC
CRCCLK maximum frequency
325
270
MHz
Table 49: Maximum Ethernet MAC Performance
Symbol
Description
Conditions
Speed Grade
Units
-3
-2
-1
FTEMACCLIENT
Client interface maximum frequency
10 Mb/s – 8-bit width
1.25
MHz
100 Mb/s – 8-bit width
12.5
MHz
1000 Mb/s – 8-bit width
125
MHz
2000 Mb/s – 16-bit width
125
MHz
FTEMACPHY
Physical interface maximum frequency
10 Mb/s – 4-bit width
2.5
MHz
100 Mb/s – 4-bit width
25
MHz
1000 Mb/s – 8-bit width
125
MHz
2000 Mb/s – 8-bit width
250
MHz
Table 50: Maximum Performance for PCI Express Designs
Symbol
Description
Speed Grade
Units
-3
-2
-1
FPCIECORE
Core clock maximum frequency
250
MHz
FPCIEUSER
User clock maximum frequency
250
MHz
Table 47: GTX_DUAL Tile Receiver Switching Characteristics (Cont’d)
Symbol
Description
Min
Typ
Max
Units
相關(guān)PDF資料
PDF描述
XC5VFX30T-1FF665I IC FPGA VIRTEX-5FXT 665FFBGA
BR93L46RF-WE2 IC EEPROM 1KBIT 2MHZ 8SOP
AGM40DTAH-S189 CONN EDGECARD 80POS R/A .156 SLD
AYM40DTAD-S189 CONN EDGECARD 80POS R/A .156 SLD
ASM40DTAD-S189 CONN EDGECARD 80POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX50T-2FF665CES 制造商:Xilinx 功能描述:
XC5VLX50T-2FF665I 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-2FFG1136C 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-2FFG1136I 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-2FFG665C 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5