參數資料
型號: XC5VLX85-2FFG676I
廠商: Xilinx Inc
文件頁數: 55/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 85K 676FBGA
標準包裝: 1
系列: Virtex®-5 LX
LAB/CLB數: 6480
邏輯元件/單元數: 82944
RAM 位總計: 3538944
輸入/輸出數: 440
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 676-BBGA,FCBGA
供應商設備封裝: 676-FCBGA(27x27)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
59
Table 78: Input Clock Tolerances
Symbol
Description
Frequency Range
Value
Units
Duty Cycle Input Tolerance (in %)
TDUTYCYCRANGE_1
PSCLK only
< 1 MHz
25 - 75
%
TDUTYCYCRANGE_1_50
PSCLK and CLKIN
1 - 50 MHz
25 - 75
%
TDUTYCYCRANGE_50_100
50 - 100 MHz
30 - 70
%
TDUTYCYCRANGE_100_200
100 - 200 MHz
40 - 60
%
TDUTYCYCRANGE_200_400
200 - 400 MHz(4)
45 - 55
%
TDUTYCYCRANGE_400
> 400 MHz
45 - 55
%
Input Clock Cycle-Cycle Jitter (Low Frequency Mode)
Speed Grade
Units
-3
-2
-1
TCYCLFDLL
CLKIN (using DLL outputs)(1)
300.00
345.00
ps
TCYCLFFX
CLKIN (using DFS outputs)(2)
300.00
345.00
ps
Input Clock Cycle-Cycle Jitter (High Frequency Mode)
TCYCHFDLL
CLKIN (using DLL outputs)(1)
150.00
173.00
ps
TCYCHFFX
CLKIN (using DFS outputs)(2)
150.00
173.00
ps
Input Clock Period Jitter (Low Frequency Mode)
TPERLFDLL
CLKIN (using DLL outputs)(1)
1.00
1.15
ns
TPERLFFX
CLKIN (using DFS outputs)(2)
1.00
1.15
ns
Input Clock Period Jitter (High Frequency Mode)
TPERHFDLL
CLKIN (using DLL outputs)(1)
1.00
1.15
ns
TPERHFFX
CLKIN (using DFS outputs)(2)
1.00
1.15
ns
Feedback Clock Path Delay Variation
TCLKFB_DELAY_VAR
CLKFB off-chip feedback
1.00
1.15
ns
Notes:
1.
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
If both DLL and DFS outputs are used, follow the more restrictive specifications.
4.
This duty cycle specification does not apply to the GTP_DUAL to DCM or GTX_DUAL to DCM connection. The GTP transceivers drive the
DCMs at the following frequencies: 320 MHz for -1 speed grade devices, 375 MHz for -2 speed grade devices, or 375 MHz for -3 speed
grade devices. The GTX transceivers drive the DCMs at the following frequencies: 450 MHz for -1 speed grade devices or 500 MHz for -2
speed grade devices.
相關PDF資料
PDF描述
ASC49DRYI-S13 CONN EDGECARD 98POS .100 EXTEND
ACC65DRXS CONN EDGECARD 130PS .100 DIP SLD
AMC43DRTI CONN EDGECARD 86POS .100 DIP SLD
AMC43DREI CONN EDGECARD 86POS .100 EYELET
AGM40DTMT CONN EDGECARD 80POS R/A .156 SLD
相關代理商/技術參數
參數描述
XC5VLX85-3FF1153C 功能描述:IC FPGA VIRTEX-5 85K 1153FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-5 LX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX85-3FF676C 功能描述:IC FPGA VIRTEX-5 85K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-5 LX 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,FCBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX85-3FFG1153C 功能描述:IC FPGA VIRTEX-5 85K 1153FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-5 LX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數:100 邏輯元件/單元數:238 RAM 位總計:3200 輸入/輸出數:80 門數:3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX85-3FFG676C 功能描述:IC FPGA VIRTEX-5 85K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Virtex®-5 LX 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,FCBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX85T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview