參數(shù)資料
型號: XC6VCX240T-2FFG784I
廠商: Xilinx Inc
文件頁數(shù): 7/52頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX 6 241K 784FFGBGA
產(chǎn)品培訓(xùn)模塊: Virtex-6 FPGA Overview
產(chǎn)品變化通告: Virtex-6 FIFO Input Logic Reset 18/Apr/2011
標(biāo)準(zhǔn)包裝: 1
系列: Virtex® 6 CXT
LAB/CLB數(shù): 18840
邏輯元件/單元數(shù): 241152
RAM 位總計(jì): 15335424
輸入/輸出數(shù): 400
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 784-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 784-FCBGA
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
15
SelectIO DC Input and Output Levels
Values for VIL and VIH are recommended input voltages. Values for IOL and IOH are guaranteed over the recommended
operating conditions at the VOL and VOH test points. Only selected standards are tested. These are chosen to ensure that
all standards meet their specifications. The selected standards are tested at a minimum VCCO with the respective VOL and
VOH voltage levels shown. Other standards are sample tested.
Table 15: SelectIO DC Input and Output Levels
I/O Standard
VIL
VIH
VOL
VOH
IOL
IOH
V, Min
V, Max
V, Min
V, Max
V, Min
mA
LVCMOS25,
LVDCI25
–0.3
0.7
1.7
VCCO +0.3
0.4
VCCO – 0.4
Note(3)
LVCMOS18,
LVDCI18
–0.3
35% VCCO
65% VCCO
VCCO + 0.3
0.45
VCCO – 0.45
Note(4)
LVCMOS15,
LVDCI15
–0.3
35% VCCO
65% VCCO
VCCO + 0.3
25% VCCO
75% VCCO
Note(4)
LVCMOS12
–0.3
35% VCCO
65% VCCO
VCCO + 0.3
25% VCCO
75% VCCO
Note(5)
HSTL I_12
–0.3
VREF –0.1
VREF +0.1
VCCO + 0.3
25% VCCO
75% VCCO
6.3
HSTL I(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO –0.4
8
–8
HSTL II(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO –0.4
16
–16
HSTL III(2)
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
0.4
VCCO – 0.4
24
–8
DIFF HSTL I(2)
–0.3
50% VCCO – 0.1 50% VCCO +0.1
VCCO +0.3
DIFF HSTL II(2)
–0.3
50% VCCO – 0.1 50% VCCO +0.1
VCCO +0.3
SSTL2 I
–0.3
VREF –0.15
VREF +0.15
VCCO +0.3
VTT –0.61
VTT + 0.61
8.1
–8.1
SSTL2 II
–0.3
VREF –0.15
VREF +0.15
VCCO +0.3
VTT –0.81
VTT + 0.81
16.2
–16.2
DIFF SSTL2 I
–0.3
50%
VCCO –0.15
50%
VCCO +0.15
VCCO +0.3
DIFF SSTL2 II
–0.3
50%
VCCO –0.15
50%
VCCO +0.15
VCCO +0.3
SSTL18 I
–0.3
VREF – 0.125
VREF + 0.125
VCCO +0.3
VTT –0.47
VTT + 0.47
6.7
–6.7
SSTL18 II
–0.3
VREF – 0.125
VREF +0.125
VCCO +0.3
VTT –0.60
VTT + 0.60
13.4
–13.4
DIFF SSTL18 I
–0.3
50%
VCCO –0.125
50%
VCCO +0.125
VCCO +0.3
DIFF SSTL18 II
–0.3
50%
VCCO –0.125
50%
VCCO +0.125
VCCO +0.3
SSTL15
–0.3
VREF –0.1
VREF +0.1
VCCO +0.3
VTT –0.175
VTT + 0.175
14.3
Notes:
1.
Tested according to relevant specifications.
2.
Applies to both 1.5V and 1.8V HSTL.
3.
Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4.
Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5.
Supported drive strengths of 2, 4, 6, or 8 mA.
6.
For detailed interface specific DC voltage levels, see the Virtex-6 FPGA SelectIO Resources User Guide.
相關(guān)PDF資料
PDF描述
ABB106DHHN-S621 CONN EDGECARD 212PS .050 DIP SLD
ABB106DHHD-S621 CONN EDGECARD 212PS .050 DIP SLD
XC2V3000-5FF1152I IC FPGA VIRTEX-II 1152FCBGA
ACB106DHHN-S578 EDGECARD 212POS .050 SLD W/POSTS
XC5VFX70T-2FF1136I IC FPGA VIRTEX-5FXT 1136FFBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6VCX75T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-6 CXT Family Data Sheet
XC6VCX75T-1FF484C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 75K 484BGA
XC6VCX75T-1FF484I 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 240 I/O 484FCBGA
XC6VCX75T-1FF784C 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 360 I/O 784FCBGA
XC6VCX75T-1FF784I 制造商:Xilinx 功能描述:FPGA VIRTEX?-6 CXT FAMILY 74496 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 360 I/O 784FCBGA