參數(shù)資料
型號(hào): XC6VCX75T-2FFG484C
廠商: Xilinx Inc
文件頁數(shù): 40/52頁
文件大小: 0K
描述: IC FPGA VIRTEX 6 74K 484FFGBGA
產(chǎn)品培訓(xùn)模塊: Virtex-6 FPGA Overview
產(chǎn)品變化通告: Virtex-6 FIFO Input Logic Reset 18/Apr/2011
標(biāo)準(zhǔn)包裝: 1
系列: Virtex® 6 CXT
LAB/CLB數(shù): 5820
邏輯元件/單元數(shù): 74496
RAM 位總計(jì): 5750784
輸入/輸出數(shù): 240
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 484-FCBGA
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
45
MMCM Switching Characteristics
Table 55: Regional Clock Switching Characteristics (BUFR)
Symbol
Description
Speed Grade
Units
-2
-1
TBRCKO_O
Clock to out delay from I to O
0.75
ns
0.75
ns
0.75
ns
0.75
ns
TBRCKO_O_BYP
Clock to out delay from I to O with Divide Bypass attribute set
0.37
ns
0.37
ns
0.37
ns
0.37
ns
TBRDO_O
Propagation delay from CLR to O
0.83
ns
Maximum Frequency
FMAX
Regional clock tree (BUFR)
300
MHz
Table 56: Horizontal Clock Buffer Switching Characteristics (BUFH)
Symbol
Description
Speed Grade
Units
-2
-1
TBHCKO_O
BUFH delay from I to O
0.13
ns
TBHCCK_CE/TBHCKC_CE
CE pin Setup and Hold
0.05/0.05
ns
Maximum Frequency
FMAX
Horizontal clock buffer (BUFH)
700
MHz
Table 57: MMCM Specification
Symbol
Description
Speed Grade
Units
-2
-1
FINMAX
Maximum Input Clock Frequency(1)
700
MHz
FINMIN
Minimum Input Clock Frequency
10
MHz
FINJITTER
Maximum Input Clock Period Jitter
< 20% of clock input period or 1 ns
Max
FINDUTY
Allowable Input Duty Cycle: 10—49 MHz
25/75
%
Allowable Input Duty Cycle: 50—199 MHz
30/70
%
Allowable Input Duty Cycle: 200—399 MHz
35/65
%
Allowable Input Duty Cycle: 400—499 MHz
40/60
%
Allowable Input Duty Cycle: >500 MHz
45/55
%
FMIN_PSCLK
Minimum Dynamic Phase Shift Clock Frequency
0.01
MHz
FMAX_PSCLK
Maximum Dynamic Phase Shift Clock Frequency
450
MHz
FVCOMIN
Minimum MMCM VCO Frequency
600
MHz
FVCOMAX
Maximum MMCM VCO Frequency
1200
MHz
FBANDWIDTH
Low MMCM Bandwidth at Typical(2)
1.00
MHz
High MMCM Bandwidth at Typical(2)
4.00
MHz
相關(guān)PDF資料
PDF描述
XC2V1000-6FGG456C IC FPGA VIRTEX-II 2M 456-FBGA
XC2V1000-5FGG456I IC FPGA VIRTEX-II 2M 456-FBGA
GCB106DHBT-S621 CONN EDGECARD 212PS R/A .050 SLD
FMM25DSEF-S13 CONN EDGECARD 50POS .156 EXTEND
FMM25DRKF-S13 CONN EDGECARD 50POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6VCX75T-2FFG484I 功能描述:IC FPGA VIRTEX 6 74K 484FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex® 6 CXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX75T-2FFG784C 功能描述:IC FPGA VIRTEX 6 74K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex® 6 CXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX75T-2FFG784I 功能描述:IC FPGA VIRTEX 6 74K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex® 6 CXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VHX250T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
XC6VHX250T-1FF1154C 制造商:Xilinx 功能描述:IC FPGA 320 I/O 1156FCBGA