- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19298 > XC6VLX240T-1FFG1156C (Xilinx Inc)IC FPGA VIRTEX 6 241K 1156FFGBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC6VLX240T-1FFG1156C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 9/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA VIRTEX 6 241K 1156FFGBGA |
| 產(chǎn)品培訓(xùn)模塊： | Virtex-6 FPGA Overview |
| 產(chǎn)品變化通告： | Virtex-6 FIFO Input Logic Reset 18/Apr/2011 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex® 6 LXT |
| LAB/CLB數(shù)： | 18840 |
| 邏輯元件/單元數(shù)： | 241152 |
| RAM 位總計(jì)： | 15335424 |
| 輸入/輸出數(shù)： | 600 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 1156-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 1156-FCBGA（35x35） |
| 其它名稱： | 122-1679 |
Virtex-6 Family Overview
DS150 (v2.4) January 19, 2012
Product Specification
7
Input/Output
The number of I/O pins varies from 240 to 1200 depending on device and package size. Each I/O pin is configurable and can
comply with a large number of standards, using up to 2.5V. The Virtex-6 FPGA SelectIO Resources User Guide describes
the I/O compatibilities of the various I/O options. With the exception of supply pins and a few dedicated configuration pins,
all other package pins have the same I/O capabilities, constrained only by certain banking rules.
All I/O pins are organized in banks, with 40 pins per bank. Each bank has one common VCCO output supply-voltage pin,
which also powers certain input buffers. Some single-ended input buffers require an externally applied reference voltage
(VREF). There are two VREF pins per bank (except configuration bank 0). A single bank can have only one VREF voltage
value.
I/O Electrical Characteristics
Single-ended outputs use a conventional CMOS push/pull output structure driving High towards VCCO or Low towards
ground, and can be put into high-Z state. The system designer can specify the slew rate and the output strength. The input
is always active but is usually ignored while the output is active. Each pin can optionally have a weak pull-up or a weak pull-
down resistor.
Any signal pin pair can be configured as differential input pair or output pair. Differential input pin pairs can optionally be
terminated with a 100
Ωinternal resistor. All Virtex-6 devices support differential standards beyond LVDS: HT, RSDS, BLVDS,
differential SSTL, and differential HSTL.
Digitally Controlled Impedance
Digitally controlled impedance (DCI) can control the output drive impedance (series termination) or can provide parallel
termination of input signals to VCCO, or split (Thevenin) termination to VCCO/2. DCI uses two pins per bank as reference pins,
but one such pair can also control multiple banks. VRN must be resistively pulled to VCCO, while VRP must be resistively
connected to ground. The resistor must be either 1× or 2× the characteristic trace impedance, typically close to 50
Ω.
I/O Logic
Input and Output Delay
This section describes the available logic resources connected to the I/O interfaces. All inputs and outputs can be configured
as either combinatorial or registered. Double data rate (DDR) is supported by all inputs and outputs. Any input or output can
be individually delayed by up to 32 increments of ~78 ps each. This is implemented as IODELAY. The number of delay steps
can be set by configuration and can also be incremented or decremented while in use.
For using either IODELAY, the system designer must instantiate the IODELAY control block and clock it with a frequency
close to 200 MHz. Each 32-tap total IODELAY is controlled by that frequency, thus unaffected by temperature, supply
voltage, and processing variations.
ISERDES and OSERDES
Many applications combine high-speed bit-serial I/O with slower parallel operation inside the device. This requires a
serializer and deserializer (SerDes) inside the I/O structure. Each input has access to its own deserializer (serial-to-parallel
converter) with programmable parallel width of 2, 3, 4, 5, 6, 7, 8, or 10 bits. Each output has access to its own serializer
(parallel-to-serial converter) with programmable parallel width of up to 8 bits wide for single data rate (SDR), or up to 10 bits
wide for double data rate (DDR).
System Monitor
Every Virtex-6 FPGA contains a System Monitor circuit providing thermal and power supply status information. Sensor
outputs are digitized by a 10-bit 200kSPS analog-to-digital converter (ADC). This fully tested and specified ADC can also be
used to digitize up to 17 external analog input channels. The System Monitor ADC utilizes an on-chip reference circuit
thereby eliminating the need for any external active components. On-chip temperature and power supplies are monitored
with a measurement accuracy of ±4°C and ±1% respectively.
By default the System Monitor continuously digitizes the output of all on-chip sensors. The most recent measurement results
together with maximum and minimum readings are stored in dedicated registers for access at any time through the DRP or
JTAG interfaces. User defined alarm thresholds can automatically indicate over temperature events and unacceptable power
supply variation. A specified limit (for example: 125°C) can be used to initiate an automatic power down.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCV8506D2T25R4 | IC REG LDO 2.5V .4A D2PAK7 |
| GBC07DRES | CONN EDGECARD 14POS .100 EYELET |
| VI-BND-CY-S | CONVERTER MOD DC/DC 85V 50W |
| ECC06DRYN | CONN EDGECARD 12POS DIP .100 SLD |
| NCV8506D2T33R4 | IC REG LDO 3.3V .4A D2PAK7 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC6VLX240T-1FFG1156CES9984 | 制造商:Xilinx 功能描述: |
| XC6VLX240T-1FFG1156I | 功能描述:IC FPGA VIRTEX 6 241K 1156FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex® 6 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC6VLX240T-1FFG1759C | 功能描述:IC FPGA VIRTEX 6 241K 1759FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex® 6 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC6VLX240T-1FFG1759CES9984 | 制造商:Xilinx 功能描述: |
| XC6VLX240T-1FFG1759I | 功能描述:IC FPGA VIRTEX 6 241K 1759FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex® 6 LXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。