- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372884 > XCS05-3TQ256I (Xilinx, Inc.) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | XCS05-3TQ256I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| 中文描述： | 斯巴達(dá)和Spartan - xL的家庭現(xiàn)場可編程門陣列 |
| 文件頁數(shù)： | 47/66頁 |
| 文件大小： | 809K |
| 代理商： | XCS05-3TQ256I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
R
DS060 (v1.5) March 2, 2000
Powered by ICminer.com Electronic-Library Service CopyRight 2003
4-47
Spartan and Spartan-XL Families Field Programmable Gate Arrays
Spartan-XL CLB Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are
representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the
static timing analyzer (TRCE in the Xilinx Development System)
and back-annotated to the simulation netlist. All timing
parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all
Spartan-XL devices and expressed in nanoseconds unless otherwise noted.
Speed Grade
Description
-5
-4
Units
Symbol
Min
Max
Min
Max
Clocks
Clock High time
Clock Low time
Combinatorial Delays
F/G inputs to X/Y outputs
F/G inputs via H to X/Y outputs
F/G inputs via transparent latch to Q outputs
C inputs via H1 via H to X/Y outputs
Sequential Delays
Clock K to Flip-Flop or latch outputs Q
Setup Time before Clock K
F/G inputs
F/G inputs via H
Hold Time after Clock K
All Hold times, all devices
Set/Reset Direct
Width (High)
Delay from C inputs via S/R, going High to Q
Global Set/Reset
Minimum GSR Pulse Width
Delay from GSR input to any Q
Toggle Frequency (MHz)
(for export control purposes)
T
CH
T
CL
2.0
2.0
2.3
2.3
ns
ns
T
ILO
T
IHO
T
ITO
T
HH1O
1.0
1.7
1.5
1.5
1.1
2.0
1.8
1.8
ns
ns
ns
ns
T
CKO
1.2
1.4
ns
T
ICK
T
IHCK
0.6
1.3
0.7
1.6
ns
ns
0.0
0.0
ns
T
RPW
T
RIO
2.5
2.3
2.8
2.7
ns
ns
T
MRW
T
MRQ
F
TOG
10.5
See
page 51
for T
RRI
values per device.
250
11.5
ns
217
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCS05-3TQ280C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3TQ280I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3TQ84C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3TQ84I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3VQ144C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCS05-3TQ280C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3TQ280I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3TQ84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3TQ84I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3VQ100C | 功能描述:IC FPGA 5V C-TEMP 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan® 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。