參數(shù)資料
型號： XCS10XL-4VQ100C
廠商： Xilinx Inc
文件頁數(shù)： 2/83頁
文件大小： 0K
描述： IC FPGA 3.3V C-TEMP 100-VQFP
產(chǎn)品變化通告： Product Discontinuation 26/Oct/2011
標準包裝： 90
系列： Spartan®-XL
LAB/CLB數(shù)： 196
邏輯元件/單元數(shù)： 466
RAM 位總計： 6272
輸入/輸出數(shù)： 77
門數(shù)： 10000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 100-TQFP
供應商設備封裝： 100-VQFP（14x14）
Spartan and Spartan-XL FPGA Families Data Sheet
10
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
This high value makes them unsuitable as wired-AND
pull-up resistors.
After configuration, voltage levels of unused pads, bonded
or unbonded, must be valid logic levels, to reduce noise
sensitivity and avoid excess current. Therefore, by default,
unused pads are configured with the internal pull-up resistor
active. Alternatively, they can be individually configured with
the pull-down resistor, or as a driven output, or to be driven
by an external source. To activate the internal pull-up, attach
the PULLUP library component to the net attached to the
pad. To activate the internal pull-down, attach the PULL-
DOWN library component to the net attached to the pad.
Set/Reset
As with the CLB registers, the GSR signal can be used to
set or clear the input and output registers, depending on the
value of the INIT attribute or property. The two flip-flops can
be individually configured to set or clear on reset and after
configuration. Other than the global GSR net, no user-con-
trolled set/reset signal is available to the I/O flip-flops
(Figure 5). The choice of set or reset applies to both the ini-
tial state of the flip-flop and the response to the GSR pulse.
Independent Clocks
Separate clock signals are provided for the input (IK) and
output (OK) flip-flops. The clock can be independently
inverted for each flip-flop within the IOB, generating either
falling-edge or rising-edge triggered flip-flops. The clock
inputs for each IOB are independent.
Common Clock Enables
The input and output flip-flops in each IOB have a common
clock enable input (see EC signal in Figure 5), which
through configuration, can be activated individually for the
input or output flip-flop, or both. This clock enable operates
exactly like the EC signal on the Spartan/XL FPGA CLB. It
cannot be inverted within the IOB.
Routing Channel Description
All internal routing channels are composed of metal seg-
ments with programmable switching points and switching
matrices to implement the desired routing. A structured,
hierarchical matrix of routing channels is provided to
achieve efficient automated routing.
This section describes the routing channels available in
Spartan/XL devices. Figure 8 shows a general block dia-
gram of the CLB routing channels. The implementation soft-
ware automatically assigns the appropriate resources
based on the density and timing requirements of the design.
The following description of the routing channels is for infor-
mation only and is simplified with some minor details omit-
ted. For an exact interconnect description the designer
should open a design in the FPGA Editor and review the
actual connections in this tool.
The routing channels will be discussed as follows;
CLB routing channels which run along each row and
column of the CLB array.
IOB routing channels which form a ring (called a
VersaRing) around the outside of the CLB array. It
connects the I/O with the CLB routing channels.
Global routing consists of dedicated networks primarily
designed to distribute clocks throughout the device with
minimum delay and skew. Global routing can also be
used for other high-fanout signals.
CLB Routing Channels
The routing channels around the CLB are derived from
three types of interconnects; single-length, double-length,
and longlines. At the intersection of each vertical and hori-
zontal routing channel is a signal steering matrix called a
Programmable Switch Matrix (PSM). Figure 8 shows the
basic routing channel configuration showing single-length
lines, double-length lines and longlines as well as the CLBs
and PSMs. The CLB to routing channel interface is shown
as well as how the PSMs interface at the channel intersec-
tions.
Table 7: Supported Destinations for Spartan/XL
Outputs
Destination
Spartan-XL
Outputs
Spartan
Outputs
3.3V, CMOS
5V,
TTL
5V,
CMOS
Any device,
VCC = 3.3V,
CMOS-threshold
inputs
√√
Some(1)
Any device,
VCC = 5V,
TTL-threshold inputs
√√
√
Any device,
VCC = 5V,
CMOS-threshold
inputs
Unreliable
Data
√
Notes:
1.
Only if destination device has 5V tolerant inputs.
相關PDF資料
PDF描述
HMC50DRAS CONN EDGECARD 100PS R/A .100 SLD
ACC65DRYI CONN EDGECARD 130PS .100 DIP SLD
XCS40XL-4PQ208C IC FPGA 3.3V C-TEMP 208-PQFP
AMC49DRTS CONN EDGECARD 98POS .100 DIP SLD
XCS40XL-4CS280C IC FPGA 3.3V C-TEMP 280-CSBGA
相關代理商/技術參數(shù)
參數(shù)描述
XCS10XL-4VQ100I 功能描述:IC FPGA 3.3V I-TEMP 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-XL 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應商設備封裝:900-FCBGA（31x31） 其它名稱:122-1789
XCS10XL-4VQ144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-4VQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-4VQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-4VQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*