參數(shù)資料
型號： XCS20XL-4TQ144I
廠商： Xilinx Inc
文件頁數(shù)： 57/83頁
文件大?。?/td> 0K
描述： IC FPGA 3.3V I-TEMP HP 144TQFP
產(chǎn)品變化通告： Product Discontinuation 26/Oct/2011
標準包裝： 60
系列： Spartan®-XL
LAB/CLB數(shù)： 400
邏輯元件/單元數(shù)： 950
RAM 位總計： 12800
輸入/輸出數(shù)： 113
門數(shù)： 20000
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 144-LQFP
供應(yīng)商設(shè)備封裝： 144-TQFP（20x20）
Spartan and Spartan-XL FPGA Families Data Sheet
60
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Spartan-XL Family IOB Input Switching Characteristic Guidelines
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
in the Xilinx Development System) and back-annotated to
the simulation netlist. These path delays, provided as a
guideline, have been extracted from the static timing ana-
lyzer report. All timing parameters assume worst-case oper-
ating conditions (supply voltage and junction temperature).
Symbol
Device
Speed Grade
Units
-5
-4
Description
Min
Max
Min
Max
Setup Times
TECIK
Clock Enable (EC) to Clock (IK)
All devices
0.0
-
0.0
-
ns
TPICK
Pad to Clock (IK), no delay
All devices
1.0
-
1.2
-
ns
TPOCK
Pad to Fast Capture Latch Enable (OK), no delay
All devices
0.7
-
0.8
-
ns
Hold Times
All Hold Times
All devices
0.0
-
0.0
-
ns
Propagation Delays
TPID
Pad to I1, I2
All devices
-
0.9
-
1.1
ns
TPLI
Pad to I1, I2 via transparent input latch, no delay
All devices
-
2.1
-
2.5
ns
TIKRI
Clock (IK) to I1, I2 (flip-flop)
All devices
-
1.0
-
1.1
ns
TIKLI
Clock (IK) to I1, I2 (latch enable, active Low)
All devices
-
1.1
-
1.2
ns
Delay Adder for Input with Full Delay Option
TDelay
TPICKD = TPICK + TDelay
TPDLI = TPLI + TDelay
XCS05XL
4.0
-
4.7
-
ns
XCS10XL
4.8
-
5.6
-
ns
XCS20XL
5.0
-
5.9
-
ns
XCS30XL
5.5
-
6.5
-
ns
XCS40XL
6.5
-
7.6
-
ns
Global Set/Reset
TMRW
Minimum GSR pulse width
All devices
10.5
-
11.5
-
ns
TRRI
Delay from GSR input to any Q
XCS05XL
-
9.0
-
10.5
ns
XCS10XL
-
9.5
-
11.0
ns
XCS20XL
-
10.0
-
11.5
ns
XCS30XL
-
11.0
-
12.5
ns
XCS40XL
-
12.0
-
13.5
ns
Notes:
1.
Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock
input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.
2.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
相關(guān)PDF資料
PDF描述
MC68340FE16VE IC MPU W/DMA 16MHZ 144-CQFP
IDT70914S20PF8 IC SRAM 36KBIT 20NS 80TQFP
MPC860PZQ66D4 IC MPU PWRQUICC 66MHZ 357-PBGA
ACB95DHBS CONN EDGECARD 190PS R/A .050 DIP
MPC860PVR66D4 IC MPU POWERQUICC 66MHZ 357PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS20XL-4TQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4TQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4TQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4TQ240I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS20XL-4TQ256C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*