參數(shù)資料
型號(hào): XCS30XL-4PQG208C
廠商: Xilinx Inc
文件頁(yè)數(shù): 28/83頁(yè)
文件大?。?/td> 0K
描述: IC SPARTAN-XL FPGA 30K 208-PQFP
產(chǎn)品變化通告: Product Discontinuation 26/Oct/2011
標(biāo)準(zhǔn)包裝: 24
系列: Spartan®-XL
LAB/CLB數(shù): 576
邏輯元件/單元數(shù): 1368
RAM 位總計(jì): 18432
輸入/輸出數(shù): 169
門(mén)數(shù): 30000
電源電壓: 3 V ~ 3.6 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
其它名稱: 122-1296
Spartan and Spartan-XL FPGA Families Data Sheet
34
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Configuration Sequence
There are four major steps in the Spartan/XL FPGA
power-up configuration sequence.
Configuration Memory Clear
Initialization
Configuration
Start-up
The full process is illustrated in Figure 30.
Configuration Memory Clear
When power is first applied or is reapplied to an FPGA, an
internal circuit forces initialization of the configuration logic.
When VCC reaches an operational level, and the circuit
passes the write and read test of a sample pair of configu-
ration bits, a time delay is started. This time delay is nomi-
nally 16 ms. The delay is four times as long when in Master
Serial Mode to allow ample time for all slaves to reach a sta-
ble VCC. When all INIT pins are tied together, as recom-
mended, the longest delay takes precedence. Therefore,
devices with different time delays can easily be mixed and
matched in a daisy chain.
This delay is applied only on power-up. It is not applied
when reconfiguring an FPGA by pulsing the PROGRAM pin
Low. During this time delay, or as long as the PROGRAM
input is asserted, the configuration logic is held in a Config-
uration Memory Clear state. The configuration-memory
frames are consecutively initialized, using the internal oscil-
lator.
At the end of each complete pass through the frame
addressing, the power-on time-out delay circuitry and the
level of the PROGRAM pin are tested. If neither is asserted,
the logic initiates one additional clearing of the configuration
frames and then tests the INIT input.
Initialization
During initialization and configuration, user pins HDC, LDC,
INIT and DONE provide status outputs for the system inter-
face. The outputs LDC, INIT and DONE are held Low and
HDC is held High starting at the initial application of power.
The open drain INIT pin is released after the final initializa-
tion pass through the frame addresses. There is a deliber-
ate delay before a Master-mode device recognizes an
inactive INIT. Two internal clocks after the INIT pin is recog-
nized as High, the device samples the MODE pin to deter-
mine the configuration mode. The appropriate interface
lines become active and the configuration preamble and
data can be loaded.
Figure 29: Circuit for Generating CRC-16
0
X2
2
3456789 10 11 12 13 14
1
X15
X16
15
SERIAL DATA IN
1
0 1514 13 12 1110 9
8
7
65
1
CRC – CHECKSUM
LAST DATA FRAME
START
BIT
DS060_29_080400
Polynomial: X16 + X15 + X2 + 1
Readback Data Stream
相關(guān)PDF資料
PDF描述
AMC50DRES-S13 CONN EDGECARD 100POS .100 EXTEND
FSM36DSEF CONN EDGECARD 72POS .156 EYELET
ACC60DRAS-S734 CONN EDGECARD 120PS .100 R/A PCB
AMM40DRSI CONN EDGECARD 80POS DIP .156 SLD
FMC19DREN-S734 CONN EDGECARD 38POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30XL-4PQG208I 制造商:Xilinx 功能描述:XLXXCS30XL-4PQG208I SPARTANXL 30K GATE F
XCS30XL-4PQG240C 制造商:Xilinx 功能描述:XLXXCS30XL-4PQG240C IC SYSTEM GATE
XCS30XL-4TQ100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-4TQ100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-4TQ144C 功能描述:IC FPGA 3.3V C-TEMP HP 144TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Spartan®-XL 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門(mén)數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789