- 您現在的位置：買賣IC網 > PDF目錄300158 > XCS40XL-5PQ240I (Xilinx, Inc.) Spartan and Spartan-XL Families Field Programmable Gate Arrays PDF資料下載
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
Spartan and Spartan-XL Families Field Programmable Gate Arrays
DS060 (v1.6) September 19, 2001
Product Specification
1-800-255-7778
R
Spartan Pin-to-Pin Input Parameter Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Pin-to-pin timing parameters are
derived from measuring external and internal test patterns
and are guaranteed over worst-case operating conditions
(supply voltage and junction temperature). Listed below are
representative values for typical pin locations and normal
clock loading.
Spartan Primary and Secondary Setup and Hold
Symbol
Description
Device
Speed Grade
Units
-4
-3
Min
Input Setup/Hold Times Using Primary Clock and IFF
TPSUF/TPHF
No Delay
XCS05
1.2 / 1.7
1.8 / 2.5
ns
XCS10
1.0 / 2.3
1.5 / 3.4
ns
XCS20
0.8 / 2.7
1.2 / 4.0
ns
XCS30
0.6 / 3.0
0.9 / 4.5
ns
XCS40
0.4 / 3.5
0.6 / 5.2
ns
TPSU/TPH
With Delay
XCS05
4.3 / 0.0
6.0 / 0.0
ns
XCS10
4.3 / 0.0
6.0 / 0.0
ns
XCS20
4.3 / 0.0
6.0 / 0.0
ns
XCS30
4.3 / 0.0
6.0 / 0.0
ns
XCS40
5.3 / 0.0
6.8 / 0.0
ns
Input Setup/Hold Times Using Secondary Clock and IFF
TSSUF/TSHF
No Delay
XCS05
0.9 / 2.2
1.5 / 3.0
ns
XCS10
0.7 / 2.8
1.2 / 3.9
ns
XCS20
0.5 / 3.2
0.9 / 4.5
ns
XCS30
0.3 / 3.5
0.6 / 5.0
ns
XCS40
0.1 / 4.0
0.3 / 5.7
ns
TSSU/TSH
With Delay
XCS05
4.0 / 0.0
5.7 / 0.0
ns
XCS10
4.0 / 0.0
5.7 / 0.0
ns
XCS20
4.0 / 0.5
5.7 / 0.5
ns
XCS30
4.0 / 0.5
5.7 / 0.5
ns
XCS40
5.0 / 0.0
6.5 / 0.0
ns
Notes:
1.
Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a
reference load of one clock pin per IOB/CLB.
2.
IFF = Input Flip-flop or Latch
相關PDF資料 |
PDF描述 |
|---|---|
| XCS40XL-5PQ256C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5VQ240I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5VQ256C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5VQ256I | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5VQ280C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XCS40XL-5PQ256C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5PQ256I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5PQ280C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5PQ280I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS40XL-5PQ84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復。