Table 5 provides " />
參數(shù)資料
型號: XPC8240RVV250E
廠商: Freescale Semiconductor
文件頁數(shù): 3/8頁
文件大?。?/td> 0K
描述: IC MPU INTEGRATED 250MHZ 352TBGA
標(biāo)準(zhǔn)包裝: 24
系列: MPC82xx
處理器類型: 32-位 MPC82xx PowerQUICC II
速度: 200MHz
電壓: 2.5V
安裝類型: 表面貼裝
封裝/外殼: 352-LBGA
供應(yīng)商設(shè)備封裝: 352-TBGA(35x35)
包裝: 托盤
MPC8240 Part Number Specification for the XPC8240RXXnnnx Series
3
General Parameters
1.4.1.5 Power Characteristics
Table 5 provides power consumption data for the MPC8240. Power consumption on the PLL supply pins (AVDD
and AVDD2) and the DLL supply pin (LAVDD) less than 15 mW. This parameter is guaranteed by design and is not
tested.
Die-junction temperature
Tj
0 to 105
°C
Notes:
1. These are the recommended and tested operating conditions. Proper device operation outside of these conditions
is not guaranteed.
2. These signals are designed to withstand LVDD + 0.5 V DC when LVDD is connected to a 3.3- or 5.0-V DC power
supply.
3. LVDD input tolerant signals: PCI interface, EPIC control, and OSC_IN signals.
4. See Section 1.9, “Ordering Information,” for details on a modified voltage (VDD) version device.
Cautions:
5. Input voltage (Vin) must not be greater than the supply voltage (VDD/AVDD/AVDD2/LAVDD) by more than 2.5 V at all
times, including during power-on reset.
6. OVDD must not exceed VDD/AVDD/AVDD2/LAVDD by more than 1.8 V at any time, including during power-on reset.
This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
7. VDD/AVDD/AVDD2/LAVDD must not exceed OVDD by more than 0.6 V at any time, including during power-on reset.
This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
8. GVDD must not exceed VDD/AVDD/AVDD2/LAVDD by more than 1.8 V at any time, including during power-on reset.
This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
9. LVDD must not exceed VDD/AVDD/AVDD2/LAVDD by more than 5.4 V at any time, including during power-on reset.
This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
10.LVDD must not exceed OVDD by more than 3.6 V at any time, including during power-on reset. This limit may be
exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
Table 5. Preliminary Power Consumption
Mode
PCI Bus Clock/Memory Bus Clock
CPU Clock Frequency (MHz)
Unit
Notes
33/66/233
33/83/250
33/100/200
33/100/250
66/100/200
66/100/250
Typical
3.4
3.6
3.2
3.7
3.2
3.8
W
1, 5
Maximum—FP
3.8
4.1
3.6
4.2
3.6
4.3
W
1, 2
Maximum—INT
3.4
3.7
3.3
3.8
3.4
3.8
W
1, 3
Doze
2.2
2.4
2.2
2.6
2.2
2.6
W
1, 4, 6
Nap
700
800
900
mW
1, 4, 6
Sleep
500
800
mW
1, 4, 6
I/O Power Supplies
Mode
Minimum
Maximum
Unit
Notes
Typical—OVDD
200
600
mW
7, 8
Table 2. Recommended Operating Conditions (continued)
Characteristic
Symbol
Recommended
Value
Unit
Notes
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68360ZQ25VL IC MPU QUICC 25MHZ 357-PBGA
MC68EN360AI25L IC MPU QUICC 25MHZ 240-FQFP
MC68360CAI25L IC MPU QUICC 25MHZ 240-FQFP
FMC26DRES-S13 CONN EDGECARD 52POS .100 EXTEND
MC68360AI33L IC MPU QUICC 33MHZ 240-FQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XPC8240RZU250 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Modified voltage specifications to achieve 250 MHz
XPC8240RZU250E 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
XPC8241LZP166 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC8241LZP200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
XPC8241TXXX 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Intergrated Processor Hardware Specifications