- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372927 > XQ4010E-3CB191N (Xilinx, Inc.) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號： | XQ4010E-3CB191N |
| 廠商： | Xilinx, Inc. |
| 元件分類： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | QPRO XQ4000E/EX QML第高可靠性的FPGA |
| 文件頁數(shù)： | 29/36頁 |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4010E-3CB191N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
1-800-255-7778XQ4028EX IOB Input Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply voltage and junction temperature). Values apply to all
XQ4000EX devices unless otherwise noted.
Symbol
Description
-4
Units
Min
Clocks
T
OKIK
Delay from FCL enable (OK) active to IFF clock (IK) active edge
3.2
ns
Propagation Delays
T
PID
T
PLI
T
PPLI
T
PDLI
T
PFLI
T
PPFLI
Propagation Delays (TTL Inputs)
Pad to I1, I2
2.2
ns
Pad to I1, I2 via transparent input latch, no delay
3.8
ns
Pad to I1, I2 via transparent input latch, partial delay
13.3
ns
Pad to I1, I2 via transparent input latch, full delay
18.2
ns
Pad to I1, I2 via transparent FCL and input latch, no delay
5.3
ns
Pad to I1, I2 via transparent FCL and input latch, partial delay
13.6
ns
T
IKRI
T
IKLI
T
OKLI
Clock (IK) to I1, I2 (flip-flop)
3.0
ns
Clock (IK) to I1, I2 (latch enable, active Low)
3.2
ns
FCL enable (OK) active edge to I1, I2 (via transparent standard input latch)
6.2
ns
Global Set/Reset
T
MRW
T
RRI
Minimum GSR pulse width
13.0
ns
Delay from GSR input to any Q
22.8
ns
Notes:
1.
2.
3.
FCL = Fast Capture Latch, IFF = Input Flip-Flop or Latch
For CMOS input levels, see the
"XQ4028EX Input Threshold Adjustments" on page 28
.
For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Setup and Hold
tables on
page 28
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4010E-3CB196M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3CB196N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3HQ191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3HQ191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3PG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4010E-3CB196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3CB196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3HQ191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-3HQ191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-3HQ196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。