- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372927 > XQ4010E-4PG191M (XILINX INC) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號： | XQ4010E-4PG191M |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | FPGA, 400 CLBS, 7000 GATES, 125 MHz, CPGA191 |
| 封裝： | CERAMIC, PGA-191 |
| 文件頁數(shù)： | 9/36頁 |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4010E-4PG191M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
1-800-255-7778XQ4000E CLB Edge-Triggered (Synchronous) RAM Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all XQ4000E/EX devices unless otherwise noted.
Single-Port RAM Synchronous (Edge-Triggered) Write Operation Characteristics
Symbol
T
WCS
T
WCTS
T
WPS
T
WPTS
T
ASS
T
ASTS
T
AHS
T
AHTS
T
DSS
T
DSTS
T
DHS
T
DHTS
T
WSS
T
WSTS
T
WHS
T
WHTS
T
WOS
T
WOTS
Notes:
1.
Timing for the 16x1 RAM option is identical to 16x2 RAM timing.
2.
Applicable Read timing specifications are identical to Level-Sensitive Read timing.
Write Operation Description
Address write cycle time (clock K period)
Size
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
-3
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Min
14.4
14.4
7.2
7.2
2.4
2.4
0
0
3.2
1.9
0
0
2.0
2.0
0
0
8.8
10.3
Max
-
-
1 ms
1 ms
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Min
15.0
15.0
7.5
7.5
2.8
2.8
0
0
3.5
2.5
0
0
2.2
2.2
0
0
-
-
Max
-
-
1 ms
1 ms
-
-
-
-
-
-
-
-
-
-
-
-
10.3
11.6
Clock K pulse width (active edge)
Address setup time before clock K
Address hold time after clock K
D
IN
setup time before clock K
D
IN
hold time after clock K
WE setup time before clock K
WE hold time after clock K
Data valid after clock K
Dual-Port RAM Synchronous (Edge-Triggered) Write Operation Characteristics
Symbol
T
WCDS
T
WPDS
T
ASDS
T
AHDS
T
DSDS
T
DHDS
T
WSDS
T
WHDS
T
WODS
Notes:
1.
Applicable Read timing specifications are identical to Level-Sensitive Read timing.
Write Operation Description
Address write cycle time (clock K period)
Clock K pulse width (active edge)
Address setup time before clock K
Address hold time after clock K
D
IN
setup time before clock K
D
IN
hold time after clock K
WE setup time before clock K
WE hold time after clock K
Data valid after clock K
Size
(1)
16x1
16x1
16x1
16x1
16x1
16x1
16x1
16x1
16x1
-3
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
Min
14.4
7.2
2.5
0
2.5
0
1.8
0
-
Max
Min
15.0
7.5
2.8
0
2.2
0
2.2
0.3
-
Max
1 ms
-
-
-
-
-
-
7.8
1 ms
-
-
-
-
-
-
10.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4010E-4PG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4013E | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4013E-3BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4025E-3CB196N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4025E-3HQ191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4010E-4PG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4PG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-4PG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010EX-3BG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010EX-3BG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。