- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372928 > XQ4025E-4PG191N (Xilinx, Inc.) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4025E-4PG191N |
| 廠(chǎng)商： | Xilinx, Inc. |
| 元件分類(lèi)： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | QPRO XQ4000E/EX QML第高可靠性的FPGA |
| 文件頁(yè)數(shù)： | 30/36頁(yè) |
| 文件大小： | 304K |
| 代理商： | XQ4025E-4PG191N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
R
XQ4028EX IOB Input Switching Characteristic Guidelines (Continued)
Symbol
Description
-4
Units
Min
Setup Times
T
PICK
T
PICKP
T
PICKD
T
PICKF
T
PICKFP
T
POCK
T
POCKP
Setup Times (TTL or CMOS Inputs)
Pad to Clock (IK), no delay
2.5
ns
Pad to Clock (IK), partial delay
10.8
ns
Pad to Clock (IK), full delay
15.7
ns
Pad to Clock (IK), via transparent Fast Capture Latch, no delay
3.9
ns
Pad to Clock (IK), via transparent Fast Capture Latch, partial delay
12.3
ns
Pad to Fast Capture Latch Enable (OK), no delay
0.8
ns
Pad to Fast Capture Latch Enable (OK), partial delay
9.1
ns
T
ECIK
Clock Enable (EC) to Clock (IK)
0.3
ns
Hold Times
T
IKPI
T
IKPIP
T
IKPID
T
IKPIF
T
IKFPIP
T
IKFPID
T
IKEC
T
IKECP
T
IKECD
T
OKPI
T
OKPIP
Notes:
1.
For CMOS input levels, see the
"XQ4028EX Input Threshold Adjustments" on page 28
.
2.
For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Setup and Hold
tables on
page 28
.
Pad to Clock (IK), no delay
0
ns
Pad to Clock (IK), partial delay
0
ns
Pad to Clock (IK), full delay
0
ns
Pad to Clock (IK) via transparent Fast Capture Latch, no delay
0
ns
Pad to Clock (IK) via transparent Fast Capture Latch, partial delay
0
ns
Pad to Clock (IK) via transparent Fast Capture Latch, full delay
0
ns
Clock Enable (EC) to Clock (IK), no delay
0
ns
Clock Enable (EC) to Clock (IK), partial delay
0
ns
Clock Enable (EC) to Clock (IK), full delay
0
ns
Pad to Fast Capture Latch Enable (OK), no delay
0
ns
Pad to Fast Capture Latch Enable (OK), partial delay
0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4028E-3BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4028E-3BG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4028E-3CB191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4028E-3CB191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4028E-3CB196M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4025E-4PG196M | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025E-4PG196N | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025E-4PG228M | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA) |
| XQ4025EX-3BG191M | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4025EX-3BG191N | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。