REV. 1.1.0 4.15 GPIO Direction Register (IODir) - Read/Write This register is used to" />
參數(shù)資料
型號: XR20M1170IL16TR-F
廠商: Exar Corporation
文件頁數(shù): 30/56頁
文件大?。?/td> 0K
描述: IC UART FIFO I2C/SPI 64B 16QFN
標(biāo)準(zhǔn)包裝: 3,000
特點(diǎn): *
通道數(shù): 1,UART
FIFO's: 64 字節(jié)
規(guī)程: RS485
電源電壓: 2.25 V ~ 3.6 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 16-VQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 16-QFN-EP(4x4)
包裝: 帶卷 (TR)
XR20M1170
36
I2C/SPI UART WITH 64-BYTE FIFO
REV. 1.1.0
4.15
GPIO Direction Register (IODir) - Read/Write
This register is used to program the direction of the GPIO pins. Bit-7 to bit-0 controls GPIO7 to GPIO0.
Logic 0 = set GPIO pin as input
Logic 1 = set GPIO pin as output
4.16
GPIO State Register (IOState) = Read/Write
This register reports the state of all GPIO pins during a read and writes to any GPIO that is an output.
Logic 0 = set output pin LOW
Logic 1 = set output pin HIGH
4.17
GPIO Interrupt Enable Register (IOIntEna) - Read/Write
This register enables the interrupt for the GPIO pins. The interrupts for GPIO[7:4] are only enabled if
IOControl[1] = 0. If IOControl[0] = 1 (GPIO pins are selected as modem IOs) , then IOIntEna[7:4] will have no
effect on GPIO[7:4].
Logic 0 = a change in the input pin will not generate an interrupt
Logic 1 = a change in the input will generate an interrupt
4.18
GPIO Control Register (IOControl) - Read/Write
IOControl[7:4]: Reserved
IOControl[3]: UART Software Reset
Writing a logic 1 to this bit will reset the device. Once the device is reset, this bit will automatically be set to a
logic 0.
IOControl[2]: Reserved
IOControl[1]: GPIO[7:4] or Modem IO Select
This bit controls whether GPIO[7:4] behave as GPIO pins or as modem IO pins (RI#, CD#, DTR#, DSR#)
Logic 0 = GPIO[7:4] behave as GPIO pins
Logic 1 = GPIO[7:4] behave as RI#, CD#, DTR#, DSR#
IOControl[0]: IO Latch
This bit enable/disable GPIO inputs latching.
Logic 0 = GPIO input values are not latched. A change in any GPIO input generates an interrupt. A read of
the IOState register clears the interrupt. If the input goes back to its initial logic state before the input register
is read, then the interrupt is cleared.
Logic 1 = GPIO input values are latched. A change in the GPIO input generates an interrupt and the input
logic value is loaded in the bit of the corresponding input state register (IOState). A read of the IOState
register clears the interrupt. If the input pin goes back to its initial logic state before the interrupt register is
read, then the interrupt is not cleared and the corresponding bit of the IOState register keeps the logic value
that generated the interrupt.
4.19
Extra Features Control Register (EFCR) - Read/Write
EFCR[7]: IrDA mode
This bit selects between the slow and fast IrDA modes. See “Section 2.15, Infrared Mode” on page 20 for
complete details.
Logic 0 = IrDA version 1.0, 3/16 pulse ratio, data rate up to 115.2 Kbps
Logic 1 = IrDA version 1.1, 1/4 pulse ratio, data rate up to 1.152 Mbps
相關(guān)PDF資料
PDF描述
XR16M580IB25-F IC UART FIFO 16B 25BGA
XR16M570IB25-F IC UART FIFO 16B 25BGA
ST16C550CQ48TR-F IC UART FIFO 16B SGL 48TQFP
XR16M890IL40TR-F IC UART TXRX 128 BYTE 40QFN
XR16M890IL32TR-F IC UART TXRX 128 BYTE 32QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR20M1170IL24 制造商:EXAR 制造商全稱:EXAR 功能描述:I2C/SPI UART WITH 64-BYTE FIFO
XR20M1170IL24-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1170IL24TR-F 功能描述:UART 接口集成電路 1.8V, 1 Ch. 64 Byte I2C / SPI UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20M1170IL28 制造商:EXAR 制造商全稱:EXAR 功能描述:I2C/SPI UART WITH 64-BYTE FIFO
XR20M1170IL28-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel