- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3766 > XR88C192CV-F (Exar Corporation)IC UART FIFO DUAL 44LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XR88C192CV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 30/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO DUAL 44LQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-LQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 1016-1641 XR88C192CV-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁
XR88C92/192
7
Rev. 1.33
INTERNAL CONTROL LOGIC
The internal control logic of the XR88C92/192 receives
operation commands from the central processing unit
(CPU) and generates appropriate signals to the internal
sections to control device operation. The internal control
logic takes in the following inputs:
-CS, which is the XR88C92/192 chip-select;
-IOR (read) and -IOW (write), which allow data
transfers between the CPU and XR88C92/192
via the data bus (D0 to D7);
four register-select lines (A0 through A3) which are
decoded to allow access to the registers within the
XR88C92/192;
RESET (reset), which initializes or resets all
outputs and internal registers.
COMMUNICATION CHANNELS A AND B
Each communication channel includes a full-duplex
asynchronous receiver/transmitter (UART). The oper-
ating frequency for each receiver and each transmitter
can be selected independently from the baud rate
generator, the Counter/Timer (C/T), or from an external
clock. The transmitter accepts parallel data from the
CPU, converts it to a serial bit stream in the form of a
character and outputs it on the Transmit Data output pin
(TXA, TXB). The character consists of start, stop, and
optional parity bits, The receiver accepts serial data on
the Receive Data input pin (RXA, RXB), converts this
serial input to parallel format, checks for a start bit, stop
bit, parity bit (if any), framing error, overrun or break
condition, and transfers the data byte to the CPU during
read operations.
TIMING LOGIC
The timing logic consists of
a crystal oscillator,
a baud rate generator (BRG),
clock selector logic, and
a programmable 16-bit counter/timer (C/T).
The crystal oscillator operates directly from a 3.6864
MHz crystal connected across the XTAL1 and XTAL2
inputs or from an external clock of the appropriate
frequency connected to XTAL1. The XTAL1 clock serves
as the basic timing reference for the baud rate genera-
tor, the C/T, and other internal circuits.
The baud rate generator operates from the XTAL1 clock
input and can generate 28 commonly used data com-
munication baud rates (if a 3.6864MHz crystal or clock
is used) ranging from 50 to 230.4kbps by producing
internal clock outputs at 16 times the actual baud rate.
In addition, other baud rates can be derived by connect-
ing 16X or 1X clocks to multi-purpose input port pins IP3
- IP6 that have alternate functions as receiver or trans-
mitter clock inputs.
Clock selector logic consists of the clock selector
register (CSRA, CSRB), bits 0 & 2 of Mode Register 0
(MR0A, MR0B) and bit-7 of Auxilliary Control Register
(ACR). These allow various combinations of these baud
rates for receiver and transmitter of each channel. See
Baud Rate Table on page 18 for more details.
The programmable 16-bit counter/timer (C/T) can pro-
duce a 16X clock for other baud rates by counting down
its programmed clock source. Users can program the
16 bit C/T within the XR88C92/192 to use one of several
clock sources as its input. The output of the C/T is
available to the internal clock selectors and can also be
programmed to appear at output OP3. In the timer mode,
the C/T acts as a programmable divider and can
generate a square-wave output at OP3. In the counter
mode, the C/T can be started and stopped under
program control. When stopped, the CPU can read its
contents. The counter counts down the number of
pulses stored in the concatenation of the C/T upper
register and C/T lower register and produces an inter-
rupt. This is a system-oriented feature that can be used
to record timeouts when implementing various applica-
tion protocols.
INTERRUPT CONTROL LOGIC
The following registers are associated with the interrupt
control logic:
Interrupt Mask Register (IMR)
Interrupt Status Register (ISR)
Auxiliary Control Register (ACR)
A single active-low interrupt output (-INT) can notify the
CPU that any of eight internal events has occurred.
These eight events are described in the discussion of
the interrupt status register (ISR). User can program the
interrupt mask register (IMR) to allow only certain
conditions to cause -INT to be asserted while the CPU
can read the ISR to determine all currently active
interrupting conditions. In addition, users can program
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16L2550IM-F | IC UART FIFO 16B DUAL 48TQFP |
| XR21V1412IL32-F | IC UART FIFO USB DUAL 32QFN |
| ST16C650ACQ48-F | IC UART FIFO 32B 48TQFP |
| XR68M752IM48-F | IC UART FIFO 64B DUAL 48TQFP |
| XR16M752IM48-F | IC UART FIFO 34B DUAL 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C192IJ | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR88C192IJ-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C192IP | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR88C192IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR88C192IV-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。