- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3761 > XR88C192IVTR-F (Exar Corporation)IC UART FIFO DUAL 44LQFP PDF資料下載
參數(shù)資料
| 型號： | XR88C192IVTR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 32/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO DUAL 44LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 16 字節(jié) |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動流量控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁
XR88C92/192
9
Rev. 1.33
OP2 - OP7:
The other outputs (OP2 - OP7) are configured via the
OPCR. Please see the description under the OPCR
register for the details.
CRYSTAL INPUTS (XTAL1 & XTAL2)
If a crystal is used, it is connected between XTAL1 and
XTAL2, in which case a capacitor of approximately 22
to 47 pF should be connected from each of these pins
to ground. If an external CMOS-level clock is used, the
pin XTAL2 must be left open.
NOTE: The terms assertion and negation will be used
extensively to avoid confusion when dealing with a
mixture of “active low” and “active high” signals. The
term assert or assertion indicates that a signal is
active or true, independent of whether that level is
represented by a high or low voltage. The term negate
or negation indicates that a signal is inactive or false.
RESET (RESET)
The XR88C92/192 can be reset by asserting the RESET
signal or by programming the appropriate internal regis-
ters. A hardware reset (assertion of RESET) clears the
following registers:
Status Registers A and B (SRA and SRB)
Interrupt Mask Register (IMR)
Interrupt Status Register (ISR)
Output Port Configuration Register (OPCR)
RESET also performs the following operations:
Places the outputs OP0 through OP7 in the high state
Places the counter/timer in counter mode
Places channels A and B in the inactive state with the
transmitter serial-data outputs (TXA and TXB) in the
mark (high) state.
Reset commands can be programmed through the
command registers to reset the receiver, transmitter,
error status, or break-change interrupts for each chan-
nel.
TRANSMITTER
The transmitter converts the parallel data from the CPU
to a serial bit stream on the transmitter output pin (TXA,
TXB). It automatically sends a start bit followed by the
programmed number of data bits, an optional parity bit,
and the programmed number of stop bits. The least-
significant bit is sent first. Data is shifted out the
transmit serial data output pin (TXA, TXB) on the falling
edge of the programmed clock source (XTAL1, IP3 or
IP5: see CSR bits 3:0). After the transmission of the
stop bits, and a new character is not available in the
transmit FIFO, the transmitter serial data output (TXA,
TXB) remains high. Transmission resumes when the
CPU loads a new character into the transmit FIFO. If the
transmitter receives a disable command (CRA, CRB
bits 3:2), it will continue operating until the character in
the transmit shift register is completely sent out. Other
characters in the FIFO are neither sent nor discarded,
but will be sent when the transmitter is re-enabled.
TX RTS Control: Users can program the transmitter to
automatically negate the request-to-send (RTS) output
(alternate function of OP0 and OP1 for channels A and
B respectively) on completion of a message transmis-
sion (using MR2A, MR2B bit-5). If the transmitter is
programmed to operate with RTS control, the RTS
output must be manually asserted before each mes-
sage is transmitted. Also, the transmitter needs to be
disabled after all the required data are loaded into the
FIFO. Then, the RTS output will be automatically
negated when the transmit-shift register and the TX
FIFO are both empty. In automatic RTS mode, no more
characters can be written to the FIFO after the transmit-
ter is disabled.
If auto clear-to-send (CTS) control is enabled (using
MR2A, MR2B bit-4), the CTS input (alternate function of
IP0 and IP1 for channels A and B respectively) must be
asserted (low) in order for the character to be transmit-
ted. If it gets negated (high) in the middle of a transmis-
sion, the character in the shift register is transmitted and
the transmit data output (TXA, TXB) then remains in the
marking state until CTSA, CTSB gets asserted again.
The transmitter can also be forced to send a continuous
low (space) condition by issuing the start-break com-
mand (see CRA, CRB bits 7:4). The state of CTS is
ignored by the transmitter when it is set to send a break.
A start-break is deferred as long as the transmitter has
characters to send, but if normal character transmission
is inhibited by CTS, the start-break will proceed. The
start-break must be terminated by a stop-break or a TX
disable + TX reset before normal character transmission
can resume.
The channel A and B transmitters are enabled for data
transmission through their respective command regis-
ters (see CRA, CRB bits 3:2). The transmit FIFO trigger
levels (see MR0A, MR0B bits 4 and 5) are used to
generate an interrupt request to the CPU on the -INT pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR68C681JTR-F | IC UART CMOS DUAL 44PLCC |
| XR16V2752IL-F | IC UART FIFO 64B DUAL 32QFN |
| XR16M2752IL32-F | IC UART FIFO 64B DUAL 32QFN |
| XR16M2750IL32-F | IC UART FIFO 64B DUAL 32QFN |
| ST16C452CJ68PS-F | IC UART W/PAR PORT DUAL 68PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR-88C681/24CN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART |
| XR-88C681/24N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART |
| XR-88C681/28CN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART |
| XR-88C681/28CP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。