- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376459 > XRK32309CDTR-1 (EXAR CORP) LOW-COST 3.3V ZERO DELAY BUFFER PDF資料下載
參數(shù)資料
| 型號(hào)： | XRK32309CDTR-1 |
| 廠商： | EXAR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | LOW-COST 3.3V ZERO DELAY BUFFER |
| 中文描述： | 32309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 0.150 INCH, SOIC-16 |
| 文件頁數(shù)： | 1/13頁 |
| 文件大小： | 101K |
| 代理商： | XRK32309CDTR-1 |
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com
PRELIMINARY
XRK32309
LOW-COST 3.3V ZERO DELAY BUFFER
MAY 2006
REV. P1.0.1
GENERAL DESCRIPTION
FUNCTIONAL DESCRIPTION
Offered in both 16 pin SOIC and TSSOP packages,
XRK32309 is a low cost 3.3V zero delay buffer. It is
designed to distribute high speed clocks by taking
one reference input and driving nine output clocks.
The feedback of its on-chip PLL is internally
connected to the FB output. XRK32309 devices
operate over 10-100 MHz frequency range with 30 pF
loads and up to 120MHz with lower loads (10 pF).
The -1H version has higher drive strength than the
base -1 version, featuring faster rise and fall time.
The XRK32309 has two banks each with four
outputs. These outputs are controlled by two select
input lines according to the Table 2, “Select Input
Decoding,” on page 3. In cases where not all outputs
are needed, bank B can be tri-stated. The select
lines also enable putting the device in a bypass mode
where the input is directly applied to the outputs. This
feature is useful for chip and testing purposes.
Some applications may require distributing the clock
to several destinations. In such situations, multiple
XRK32309 devices can be connected to accept the
same input clock and generate several clock signals.
In this case, the skew between the outputs of two
devices is guaranteed to be less than 700 ps.
The available versions of XRK32309 are shown in
Table 12, “Ordering Information,” on page 10. The
XRK32309-1 is the base part.
FEATURES
10-MHz to 120-MHz operating range, compatible
with CPU and PCI bus frequencies
Zero input-output propagation delay
Multiple low-skew outputs
■
Output-output skew less than 250 ps
■
Device-device skew less than 700 ps
■
One input drives nine outputs, grouped as 4 +
4 + 1
Less than 200 ps cycle-cycle jitter, compatible with
Pentium
-based systems
Test Mode to bypass phase-locked loop (PLL) (see
“Select Input Decoding” on page 2)
Available in space-saving 16-pin 150-mil SOIC or
4.4-mm TSSOP packages
3.3V operation
Industrial and commercial temperature available
F
IGURE
1. B
LOCK
D
IAGRAM
OF
THE
XRK32309
PLL
Select Input
Decoding
MUX
S2
S1
REF
FB
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRK32309ID-1 | LOW-COST 3.3V ZERO DELAY BUFFER |
| XRK32510 | 3.3V PHASE-LOCK LOOP CLOCK DRIVER WITH 10 CLOCK OUTPUTS |
| XRK32510CG | 3.3V PHASE-LOCK LOOP CLOCK DRIVER WITH 10 CLOCK OUTPUTS |
| XRK39351 | 3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER |
| XRK39351_0611 | 3.3V OR 2.5V, 9-OUTPUT PLL CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRK32309CDTR-1H | 制造商:EXAR 制造商全稱:EXAR 功能描述:LOW-COST 3.3V ZERO DELAY BUFFER |
| XRK32309CG-1H | 制造商:EXAR 制造商全稱:EXAR 功能描述:LOW-COST 3.3V ZERO DELAY BUFFER |
| XRK32309CGTR-1H | 制造商:EXAR 制造商全稱:EXAR 功能描述:LOW-COST 3.3V ZERO DELAY BUFFER |
| XRK32309ID-1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:LOW-COST 3.3V ZERO DELAY BUFFER |
| XRK32309ID-1H | 制造商:EXAR 制造商全稱:EXAR 功能描述:LOW-COST 3.3V ZERO DELAY BUFFER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。