參數(shù)資料
型號: XRK799J93IQ
廠商: EXAR CORP
元件分類: 時鐘及定時
英文描述: INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
中文描述: 799J93 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封裝: 7 X 7 MM, 1.40 MM HEIGHT, TQFP-32
文件頁數(shù): 8/10頁
文件大?。?/td> 76K
代理商: XRK799J93IQ
XRK799J93
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
xr
REV. 1.0.1
8
be 400ps and diminish as the PLL slews to its new phase alignment. This transient timing issue should be
considered when analyzing the overall skew budget of a system.
H
OT
INSERTION
AND
WITHDRAWAL
In PECL applications, a powered up driver will experience a low impedance path through an XRK799J93 input
to its powered down VCC pins. In this case, a 100 ohm series resistance should be used in front of the input
pins to limit the driver current. The resistor will have minimal impact on the rise and fall times of the input
signals.
A
CQUIRING
F
REQUENCY
L
OCK
1. While the XRK799J93 is receiving a valid CLK signal, assert Man_Override HIGH.
2. The PLL will phase and frequency lock within the specified lock time.
3. Apply a HIGH to LOW transition to Alarm_Reset to reset Input Bad flags.
4. De–assert Man_Override LOW to enable Intelligent Dynamic Clock Switch mode.
相關(guān)PDF資料
PDF描述
XRS10L120 SERIAL ATA II: 1:2 PORT MULTIPLIER
XRS10L120IV SERIAL ATA II: 1:2 PORT MULTIPLIER
XRT16C854 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
XRT16L2552 2.25V TO 5.5V DUART WITH 16-BYTE FIFO
XRT3591 SINGLECHIP V. 35 TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRL100V10 制造商:Xicon Passive Components 功能描述:
XRL100V2.2 制造商:Xicon Passive Components 功能描述:
XRL100V470 制造商:Xicon Passive Components 功能描述:
XRL10V100 制造商:Xicon Passive Components 功能描述:CAP,ELECTROLYTIC,100UF,10VDC,20%,85,RADIAL,5X11MM,LOW IMPEDANCE
XRL10V10000 制造商:Xicon Passive Components 功能描述:CAP,ELECTROLYTIC,10000UF,10VDC,20%,85,RADIAL,18X35MM,LOW IMPEDANCE