- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376460 > XRT59L91 (Exar Corporation) Single-Chip E1 Line Interface Unit(單片E1 線接口單元) PDF資料下載
參數(shù)資料
| 型號： | XRT59L91 |
| 廠商： | Exar Corporation |
| 英文描述： | Single-Chip E1 Line Interface Unit(單片E1 線接口單元) |
| 中文描述： | 單芯片E1線路接口單元（單片素E1線接口單元） |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 292K |
| 代理商： | XRT59L91 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
XRT59L91
16
Rev. P2.00
Preliminary
2.2
The “Receive Equalizer” Block
After the XRT59L91 device has received the incoming
line signal, via the RTIP and RRing input pins, the first
block that this signal will pass through is the Receive
Equalizer block.
As the line signal is transmitted from a given “Transmit-
ting” terminal, the pulse shapes (at that location) are
basically “square”. As this line signal travels from the
“transmitting terminal” (via the coaxial cable or twisted
pair) to the receiving terminal, it will be subjected to
“frequency-dependent” loss. In other words, the higher
frequency components of the signal will be subjected
to a greater amount of attenuation than will the lower
frequency components. If this line signal travels over
reasonably long cable lengths, then the shape of the
pulses (which were originally square) will be distorted
and cause inter-symbol interference to increase.
The purpose of this block is to equalize the incoming
distorted signal, due to cable loss. In essence, the
Receive Equalizer block accomplishes this by subject-
ing the received line signal to “frequency-dependent”
amplification (which attempts to counter the fre-
quency-dependent loss that the line signal has experi-
enced). By doing this, the Receive Equalizer is
attempting to restore the shape of the line signal so that
the received data can be recovered reliably.
2.3
The “Peak Detector and Slicer Block
After the incoming line signal has passed through the
Receive Equalizer block, it will be routed to the “Slicer”
block. The purpose of the “Slicer” block is to quantify
a given bit-period (or symbol) within the incoming line
signal as either a “1” or a “0”.
2.4
The “LOS Detector” Block
The LOS Detector block, within the XRT59L91 was
specifically designed to comply with the “LOS Decla-
ration/Clearance” requirements per ITU-T G.775. As a
consequence, the XRT59L91 device will declare an
LOS Condition, (by driving the “RxLOS” output pin
“high”) if the received line signal amplitude drops to –
35dB or below. Further, the XRT59L91 device will clear
the LOS Condition if the signal amplitude rises back up
to –12dB or above. Figure 10 presents an illustration of
G.775 spec for declaring and clearing LOS.
0 dB
-6 dB
-9dB
-35dB
Maximum Cable Loss for E1
LOS Signal Must be Declared
LOS Signal Must be Cleared
LOS Signal may be Cleared or Declared
Figure 10. Illustration of G.775 Spec.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT59L921 | TWENTY-ONE CHANNEL E1 LINE INTERFACE UNIT |
| XRT59L921IB | TWENTY-ONE CHANNEL E1 LINE INTERFACE UNIT |
| XRT6164A | Digital Line Interface Transceiver |
| XRT6164A_07 | Digital Line Interface Transceiver |
| XRT6164AID | Digital Line Interface Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT59L91ES | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 1 CH E1 AFE RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT59L91ID | 制造商:Exar Corporation 功能描述: |
| XRT59L91ID-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3.3V or 5V Sngl E1 temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT59L91IDTR-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI SNGLCHANNELE1LIU RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT59L921 | 制造商:EXAR 制造商全稱:EXAR 功能描述:TWENTY-ONE CHANNEL E1 LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。