- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT75L06IB (EXAR CORP) SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR PDF資料下載
參數(shù)資料
| 型號： | XRT75L06IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PBGA217 |
| 封裝： | 23 X 23 MM, BGA-217 |
| 文件頁數(shù)： | 55/63頁 |
| 文件大?。?/td> | 360K |
| 代理商： | XRT75L06IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
XRT75L06
REV. 1.0.3
SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
52
0x03 (ch 0)
0x13 (ch 1)
0x23 (ch 2)
0x33 (ch 3)
0x43 (ch 4)
0x53 (ch 5)
Read
Only
Alarm Sta-
tus
D0
DMO_n
This bit is set when no transitions on the TTIP/
TRING have been detected for 128 ± 32 TxCLK
periods.It will be cleared when pulses resume.
0
D1
RLOS_n
This bit is set every time the receiver declares an
LOS condition.It will be cleared when the signal is
recognized again.
0
D2
RLOL_n
This bit is set when the detected clock is greater
than 0.5% oof frequency from the reference clock.By
definition, the two frequencies are “not in lock” with
each other. It will be cleared when they are “in lock”
again..
0
D3
FL_n
This bit is set when the FIFO reaches its limit.The
limit is defined to be within two bits of either under-
flow or overflow.
0
D4
ALOS_n
This bit is set when the receiver declares that the
Analog signal has degraded to the point that the sig-
nal has been lost.
0
D5
DLOS_n
This bit is set when no input signals have been
received for 10 to 255 bit times in E3 or 100 to 250
bit times in DS3 or STS-1 modes.This is a complete
lack of incoming pulses rather than signal attenua-
tion (ALOS). It should be noted that this time period
is built into the Analog detector for E3 mode. Even
though DS3/STS-1 mode does not require analog
detection level, but it is provided and could help to
determine the “quality of the line” for DS/STS-1
applications.
0
D6
PRBSLS_n This bit is set when the PRBS detector has been
enabled and it is not in sync with the incoming data
pattern. Once the sync is achieved, it will be cleared.
0
D7
Reserved
T
ABLE
18: R
EGISTER
M
AP
D
ESCRIPTION
- C
HANNEL
N
A
DDRESS
(H
EX
)
T
YPE
R
EGISTER
N
AME
BIT#
S
YMBOL
D
ESCRIPTION
D
EFAULT
V
ALUE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT75R03D | THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER |
| XRT75R03DIV | THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER |
| XRT75R03 | THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75R03IV | THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75R06D | SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT75L06IB-F | 功能描述:外圍驅(qū)動器與原件 - PCI 6-Ch DS3, E3, STS-1 RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT75R03 | 制造商:EXAR 制造商全稱:EXAR 功能描述:THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75R03D | 制造商:EXAR 制造商全稱:EXAR 功能描述:THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER |
| XRT75R03D_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:EXAR DATA SHEET FORMAT TEMPLATES |
| XRT75R03DES | 功能描述:時鐘合成器/抖動清除器 3CH T3/E3/STS1LIU+D 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。