- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373767 > Z86C6116VSC (ZILOG INC) CMOS Z8 MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | Z86C6116VSC |
| 廠商： | ZILOG INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS Z8 MICROCONTROLLER |
| 中文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 13/46頁 |
| 文件大?。?/td> | 388K |
| 代理商： | Z86C6116VSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
13
Z86C61/62/96
Z8
M
ICROCONTROLLER
and P35 are used as the handshake control /DAV0 and
RDY0 (Data Available and Ready). Handshake signal
assignment is dictated by the I/O direction of the upper
nibble P07-P04. The lower nibble must have the same
direction as the upper nibble to be under handshake
control.
For external memory references, Port 0 can provide ad-
dress bits A11-A8 (lower nibble) or A15-A8 (lower and
upper nibble) depending on the required address space.
If the address range requires 12 bits or less, the upper
nibble of Port 0 can be programmed independently as I/O
while the lower nibble is used for addressing. If one or both
nibbles are needed for I/O operation, they must be config-
ured by writing to the Port 0 Mode register.
In ROMless mode, after a hardware reset, Port 0 lines are
defined as address lines A15-A8, and extended timing is
set to accommodate slow memory access. The initializa-
tion routine includes reconfiguration to eliminate this ex-
tended timing mode (Figure 10).
/P0DS
Port 0 Data Strobe(output, active Low). Signal used
to emulate Port 0 when in ROMless mode.
/P1DS
Port 1 Data Strobe output, active Low). Signal used
to emulate Port 1 when in ROMless mode.
/DTIMERS
Disable Timers (input, active Low). All timers
are stopped by the Low level at this pin. This pin has an
internal pull up resistor.
SCLK
(output). System clock pin.
/SYNC
Instruction SYNC Signal output, active Low). This
signal indicates the last clock of the current executing
instruction.
Port 0
(P07-P00). Port 0 is an 8-bit, nibble programmable,
bidirectional, TTL compatible port. These eight I/O lines
can be configured under software control as a nibble I/O
port, or as an address port for interfacing external memory.
When used as an I/O port, Port 0 may be placed under
handshake control. In this configuration, Port 3, lines P32
OEN
Out
In
PAD
Port 0 (I/O)
Handshake Controls
/DAV0 and RDY0
(P32 and P35)
MCU
4
TTL Level Shifter
Auto Latch
R
≈
500 K
4
Figure 10. Port 0 Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z86C6216VSC | CMOS Z8 MICROCONTROLLER |
| Z86C62 | CMOS Z8 MICROCONTROLLER |
| Z86C6216PSC | CMOS Z8 MICROCONTROLLER |
| Z86C96 | CMOS Z8 MICROCONTROLLER |
| Z86C6116PSC | TRANS NPN 400VCEO 7A TO-220F |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z86C6116VSCRXXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|Z8 CPU|CMOS|LDCC|44PIN|PLASTIC |
| Z86C6116VSGR3689 | 制造商:Zilog Inc 功能描述: |
| Z86C62 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS Z8 MICROCONTROLLER |
| Z86C6200ZEM | 功能描述:仿真器/模擬器 Z8 In-Circuit Em-C62 RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2 |
| Z86C6216PSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS Z8 MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。