參數(shù)資料
型號(hào)： Z86C61
廠商： ZiLOG, Inc.
英文描述： CMOS Z8 MICROCONTROLLER
中文描述： 單片機(jī)的CMOS Z8
文件頁(yè)數(shù)： 25/46頁(yè)
文件大?。?/td> 388K
代理商： Z86C61
25
Z86C61/62/96
Z8
M
ICROCONTROLLER
To accommodate polled interrupt systems, interrupt in-
puts are masked and the Interrupt Request register is
polled to determine which of the interrupt requests
need service. Software initialed interrupts are supported
by setting the appropriate bit in the Interrupt Request
Register (IRQ).
Internal interrupt requests are sampled on the falling edge
of the last cycle of every instruction. The interrupt request
must be valid 5TpC before the falling edge of the last clock
cycle of the currently executing instruction.
For the ROMless mode, when the device samples a valid
interrupt request, the next 48 (external) clock cycles are
used to prioritize the interrupt, and push the two PC bytes
and the FLAG register onto the stack. The following nine
cycles are used to fetch the interrupt vector from external
memory. The first byte of the interrupt service routine is
fetched beginning on the 58th TpC cycle following the
internal sample point, which corresponds to the 63rd TpC
cycle following the external interrupt sample point.
Interrupts.
The Z86C61/62/96 has six different interrupts
from eight different sources. The interrupts are maskable
and prioritized. The eight sources are divided as follows:
four sources are claimed by Port 3 lines P33-P30, one in
Serial Out, one is Serial In, and two in the counter/timers
(Figure 23). The Interrupt Mask Register globally or indi-
vidually enables or disables the six interrupt requests.
When more than one interrupt is pending, priorities are
resolved by a programmable priority encoder that is con-
trolled by the Interrupt Priority register. All Z86C61/62/96
interrupts are vectored through locations in the program
memory. When an interrupt machine cycle is activated, an
interrupt request is granted. Thus, this disables all of the
subsequent interrupts, saves the Program Counter and
Status Flags, and then branches to the program memory
vector location reserved for that interrupt. This memory
location and the next byte contain the 16-bit address of
the interrupt service routine for that particular interrupt
request.
IRQ
IMR
IPR
PRIORITY
LOGIC
6
Global
Interrupt
Enable
Vector Select
Interrupt
Request
IRQ0 - IRQ5
Figure 23. Interrupt Block Diagram
相關(guān)PDF資料
PDF描述
Z86C6116VSC CMOS Z8 MICROCONTROLLER
Z86C6216VSC CMOS Z8 MICROCONTROLLER
Z86C62 CMOS Z8 MICROCONTROLLER
Z86C6216PSC CMOS Z8 MICROCONTROLLER
Z86C96 CMOS Z8 MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z86C6116AEGRXXX 功能描述:8位微控制器 -MCU Z8 16K ROM 16 MHZ XTEMP (L/F) RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
Z86C6116ASGRXXX 功能描述:8位微控制器 -MCU Z8 16K ROM 16 MHZ (L/F) RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
Z86C6116FSCRXXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|Z8 CPU|CMOS|FP|PLASTIC
Z86C6116PEGRXXX 功能描述:8位微控制器 -MCU Z8 16K ROM 16 MHZ XTEMP (L/F) RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
Z86C6116PSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS Z8 MICROCONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*