- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30100QDC (ZARLINK SEMICONDUCTOR INC) T1/E1 System Synchronizer PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL30100QDC |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | T1/E1 System Synchronizer |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, 1 MM HEIGHT, MS-026ACD, TQFP-64 |
| 文件頁(yè)數(shù)： | 5/34頁(yè) |
| 文件大?。?/td> | 560K |
| 代理商： | ZL30100QDC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
ZL30100
Data Sheet
5
Zarlink Semiconductor Inc.
1.0 Changes Summary
Changes from June 2004 Issue to September 2004 Issue. Page, section, figure and table numbers refer to this
issue.
Page
Item
Change
1
Text
Jitter changed to 0.6 ns from 0.5 ns
6
Figure 2
Added note specifying not e-Pad
7
Table “Pin Description“
Added information about Schmitt trigger feedback paths to
C1.5o, C2o, C16o, and F8/F32o
10
Section 3.2
Added text about input pulse width restriction
15
Section 3.4
Added details to "Lock Indicator" on LOCK pin behaviour
19
Section 4.5
Added text and Figure 11 explaining LOCK pin behaviour
20
Section 5.0
Added Jitter definition
26
Table “Absolute Maximum Ratings*“
Corrected package power rating
27
Table “DC Electrical Characteristics*“
Corrected current consumption
Corrected input voltage characteristics to reflect Schmitt trigger
Corrected input leakage current to reflect internal pull-ups
Corrected output voltage note to reflect two pad strengths
28
Table “AC Electrical Characteristics* -
Input timing for REF0 and REF1
references (see Figure 17)“
Added explanatory note
32
Table “Performance Characteristics*:
Output Jitter Generation - ANSI
T1.403 Conformance“
Changed jitter numbers
32
Table “Performance Characteristics*:
Output Jitter Generation - ITU-T
G.812 Conformance“
Changed jitter number
32
Table “Performance Characteristics* -
Unfiltered Intrinsic Jitter“
Changed jitter numbers, removed UI column
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30101QDG1 | T1/E1 Stratum 3 System Synchronizer |
| ZL30101 | T1/E1 Stratum 3 System Synchronizer |
| ZL30101QDC | T1/E1 Stratum 3 System Synchronizer |
| ZL30102QDG1 | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
| ZL30102 | T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for DS1/E1 and H.110 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30100QDG1 | 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 64TQFP - Trays 制造商:Microsemi Corporation 功能描述:T1/E1 SYSTEM SYNCHRONIZER 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER T1/E1 64TQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER T1/E1 64TQFP |
| ZL30101 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 3 System Synchronizer |
| ZL30101_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1 Stratum 3 System Synchronizer |
| ZL30101QDC | 制造商:Microsemi Corporation 功能描述: |
| ZL30101QDG1 | 制造商:Microsemi Corporation 功能描述:SYS SYNCHRONIZER 64TQFP - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。