When an ATM cell is received, the μPD98401A receive
circuitry verifies whether the cell belongs to one of the
selected receive channels by comparing the cell’s VPI/VCI
field against a lookup table maintained in control memory. If a
match is successful, the cell is directed to an integrated
receive FIFO.
The receive circuitry reads the channel corresponding entries
off the VC table. If this is the first received cell of a packet
and no buffer descriptors have been assigned or the buffer
has been exhausted, the receive circuitry fetches a new
R E C E I V E O P E R A T I O N
batch of free buffer descriptors and then moves the received
data (cell without the header) into the buffer location in sys-
tem memory pointed to by the first descriptor.
The receive circuitry increments the write pointer and
updates the CRC and the packet length entries. Upon
receiving a cell with end-of-packet indication, the receive cir-
cuitry verifies the packet length and the CRC calculation with
the value embedded in the last cell, writes a receive indica-
tion and error information into a receive mailbox in system
memory, and sends an interrupt (if enabled) to the host.
Voice
Data
Video
98YL-0166B (6/98)
ATM
Layer
Voice
Data
Video
μ
PD98404
μ
PD98401A
Adaptation
Layer
Physical
Layer
A T M S Y S T E M A R C H I T E C T U R E
T Y P I C A L A T M N E T W O R K I N T E R F A C E C A R D ( A T M - N I C )
Fiber
or
UTP
S-Bus/
PCI/
VME/
Others
98YL-0167B (6/98)
ATM
Controller
μ
PD98401A
ATM/SONET
PHY
μ
PD98404
Bus
I/F
PHY
I/F
Control Memory