- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371362 > 2096VL (Lattice Semiconductor Corporation) 2.5V In-System Programmable SuperFAST⑩ High Density PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | 2096VL |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 中文描述： | 2.5V的在系統(tǒng)可編程超快⑩高密度可編程邏輯器件 |
| 文件頁(yè)數(shù)： | 5/11頁(yè) |
| 文件大?。?/td> | 142K |
| 代理商： | 2096VL |
Specifications
ispLSI 2096VL
5
External Timing Parameters
Over Recommended Operating Conditions
t
pd1
t
pd2
f
max
f
max (Ext.)
f
max (Tog.)
t
su1
t
co1
t
h1
t
su2
t
co2
t
h2
t
r1
t
rw1
t
ptoeen
t
ptoedis
t
goeen
t
goedis
t
wh
t
wl
UNITS
-135
MIN.
—
—
135
TEST
COND.
1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock.
2. Standard 16-bit counter using GRP feedback.
3. Reference Switching Test Conditions section.
Table 2-0030/2096VL
1
3
2
1
( )
-100
MIN.
—
—
100
MAX.
7.5
10.0
MAX.
10.0
13.0
DESCRIPTION
#
PARAMETER
A
A
A
1
2
3
Data Propagation Delay, 4PT Bypass, ORP Bypass
Data Propagation Delay
Clock Frequency with Internal Feedback
ns
ns
MHz
—
—
—
—
—
A
—
4
5
6
7
8
Clock Frequency with External Feedback
Clock Frequency, Max. Toggle
GLB Reg. Setup Time before Clock, 4 PT Bypass
GLB Reg. Clock to Output Delay, ORP Bypass
GLB Reg. Hold Time after Clock, 4 PT Bypass
—
—
—
4.5
—
—
—
—
5.0
MHz
MHz
ns
ns
ns
—
0.0
—
0.0
—
—
A
—
A
—
B
C
B
C
9
GLB Reg. Setup Time before Clock
GLB Reg. Clock to Output Delay
GLB Reg. Hold Time after Clock
Ext. Reset Pin to Output Delay, ORP Bypass
Ext. Reset Pulse Duration
Input to Output Enable
Input to Output Disable
Global OE Output Enable
Global OE Output Disable
6.0
—
0.0
—
5.5
—
—
—
—
—
6.0
ns
ns
ns
ns
ns
ns
ns
ns
ns
10
11
12
13
14
15
16
17
—
0.0
—
—
6.5
—
—
—
—
—
—
—
18
19
External Synchronous Clock Pulse Duration, High
External Synchronous Clock Pulse Duration, Low
3.5
3.5
—
—
—
—
ns
ns
95
143
5.0
—
5.5
—
8.0
—
12.0
12.0
7.0
7.0
77
100
6.5
8.0
5.0
5.0
13.5
15.0
15.0
9.0
9.0
-165
MIN. MAX.
—
—
165
5.5
8.0
—
—
—
—
4.0
—
—
0.0
4.5
—
0.0
—
5.0
—
—
—
—
3.0
3.0
—
—
118
166
3.5
—
5.0
—
6.0
—
10.0
10.0
6.0
6.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2097152 | 32-BIT DYNAMIC RAM MODULE |
| 209CNQ | SCHOTTKY RECTIFIER |
| 209CNQ135 | SCHOTTKY RECTIFIER |
| 209CNQ150 | SCHOTTKY RECTIFIER |
| 209EGW | 3.0MM BI - COLOR (MULTI-COLOR) WITH COMMON CATHODE LEDS T-1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 2097 | 功能描述:支架與墊片 SS 1.625 M/F THRD RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長(zhǎng)度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
| 209-701 | 制造商:WAGO Innovative Connections 功能描述:MARKER PLAIN 制造商:WAGO Innovative Connections 功能描述:MARKER CARD VERTICAL BLANK PK100 制造商:WAGO 功能描述:MARKER CARD, VERTICAL, BLANK, PK100 制造商:WAGO 功能描述:ROHS 制造商:WAGO Innovative Connections 功能描述:TERMINAL BLOCK MARKER, BLANK, WHT, 4MM; Label Type:Legend; Background Color:White; Pack Quantity:100; Accessory Type:Terminal Block Marker; For Use With:Terminal Blocks; Legend:Blank (No Legend); Series:WSB ;RoHS Compliant: Yes |
| 209-701/000-002 | 制造商:WAGO Innovative Connections 功能描述:MARKER PLAIN VERT-YELLOW |
| 209-701/000-005 | 制造商:WAGO Innovative Connections 功能描述:MARKER PLAIN VERT-RED |
| 209-701/000-006 | 制造商:WAGO Innovative Connections 功能描述:MARKER PLAIN VERT-BLUE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。