- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368845 > 21728 4-Bit, Dual, Programmable Delay Line PDF資料下載
參數(shù)資料
| 型號： | 21728 |
| 英文描述： | 4-Bit, Dual, Programmable Delay Line |
| 中文描述： | 接口的Am188EM的DSLAC？ / QSLAC？使用小型工業(yè)應(yīng)用筆記？ 84.0KB（PDF格式） |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 84K |
| 代理商： | 21728 |
Interfacing the Am188
TM
EM Controller to the DSLAC
TM
/QSLAC
TM
Devices Using the SSI
5
Table 4.
SSI Port Registers
The bit-level definitions from the SSI Port registers
from Table 4 are shown in Figure 2.
Figure 2.
Bit-Level Definition of SSI Port
Registers
The Port Busy (PB) bit in the status register goes High
when a transmit or receive operation is in progress.
The two SDEN enables (DE0 and DE1) control the
state of SDEN and enable transmission or reception. A
write to the transmit register or a read of the receive
register initiates the transfer. For a more complete
functional description of these registers, including the
features not used here, refer to the
Am186EM and
Am188EM Microcontrollers User’s Manual
.
Assuming the connections in Figure 1, the following
steps are required to execute the Read Revision Code
Number Command (#23) of the DSLAC device.
Send the command:
1. Enable CS1, set PIO 22 low
[PDATA1 bit 6 = 0]
2. Enable transmit, set DE0 high
[SSC bit 0 = 1]
3. Write the command, bit reversed
[SSD0 = 0CEh]
4. Wait for PB to go low
[SSS bit 0 = 0]
5. Disable transmit, set DE0 low
[SSC bit 0 = 0]
6. Disable CS1, set PIO 22 high
[PDATA1 bit 6 = 1]
After waiting 5 ms, receive the data:
1. Enable CS1, set PIO 22 low
[PDATA1 bit 6 = 0]
2. Enable receive, set DE0 high
[SSC bit 0 = 1]
3. Start reception
[read SSR]
4. Wait for PB to go low
[SSS bit 0 = 0]
5. Disable receive, set DE0 low
[SSC bit 0 = 0]
6. Disable CS1, set PIO 22 high
[PDATA1 bit 6 = 1]
7. Read revision number
[read SSR]
Appendix A provides the listings for two general pur-
pose read and write routines. They have been coded in
assembly language to maximize speed. In most cases
the natural flow of the software will guarantee that there
is at least 5 ms between bytes. In the listing given, the
print commands between writes and reads take much
longer than 5 ms. If this is not the case, either a soft-
ware delay or the Am188EM microcontroller’s timer
could provide the necessary wait.
INITIALIZATION
There are two parts to the initialization process. First,
the on-board peripheral of the Am188EM microcontrol-
ler (PIO and SSI ports) must be set up for proper oper-
ation. This includes setting the mode and direction of
the PIO pins as well as setting the pin itself to a known
state. Second, now that the interface is operational, the
SLAC device itself should be initialized. Each of the
SLAC devices have a recommended power-up se-
quence that can be found in the data sheet. As an ex-
ample, the DSLAC device’s recommended sequence
is as follows:
1. Select MCLK (command #6),
2. Software reset (command #2),
3. Program coefficients and parameters,
4. Activate (command #5)
The Am188EM microcontroller’s PIO and SSI port
should be initialized as soon as possible after reset to
ensure the output pins are in the correct state, but 1 ms
is needed after power is stable before commands can
be sent to the SLAC device. Because the Am188EM
microcontroller also requires 1 ms for PLL lock (param-
eter #61 - t
LOCK
), most systems have an external
power-up-reset monitor that provides this delay. If not,
or if the systems have separate power supplies, soft-
ware must wait before sending the first command. The
QSLAC device has a power interruption flag (P1, com-
mand 23 bit 7) that should be checked after the delay.
Offset
from PCB
10h
12h
14h
16h
18h
Register
Mnemonic
SSS
SSC
SSD1
SSD0
SSR
Register Name
Synchronous Serial Status
Synchronous Serial Control
Synchronous Serial Transmit 1
Synchronous Serial Transmit 0
Synchronous Serial Receive
SSS
7
6
5
4
3
2
1
0
SSC
SSD1
SSD0
SSR
RE/
DE
DR/
DT
PB
SCLKDIV
DE1
DE0
TRANSMIT REGISTER 1
TRANSMIT REGISTER 0
RECEIVE REGISTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 218.032 | CAT6A F/UTP PATCH CABLE 3M BLUE |
| 218-0441R | KERAMIKWIDERST. |
| 206-0443K3 | KERAMIKWIDERST. |
| 206-0444R7 | KERAMIKWIDERSTAND |
| 210-0441R8 | KERAMIKWIDERST. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 217-283A | 制造商:LG Corporation 功能描述:CASE FRONT |
| 217-284B | 制造商:LG Corporation 功能描述:CASEBOTTOM |
| 217-285A | 制造商:LG Corporation 功能描述:CASETOP |
| 2-172865-0 | 功能描述:ULT 2.54 DBL CRIMP REC HSG 20P RoHS:是 類別:連接器，互連式 >> 矩形 - 外殼 系列:AMP-ULTREX 產(chǎn)品培訓(xùn)模塊:AT/AHD Series Connector 產(chǎn)品目錄繪圖:AT Series AT Series Face 標(biāo)準(zhǔn)包裝:480 系列:AT Series™ 連接器類型:插頭 觸點(diǎn)類型：:母形插口 位置數(shù):8 間距:- 行數(shù):2 行間距:- 安裝類型:自由懸掛 觸點(diǎn)終端:壓接 緊固型:銷鎖 顏色:棕 特點(diǎn):- 包裝:散裝 請注意:不提供觸點(diǎn) 配套產(chǎn)品:889-1007-ND - CONN RCPT 8POS 14-20AWG SIZE 16AT04-08PD-EC01-ND - CONN RCPT 8PIN KEY D W/END CAP 相關(guān)產(chǎn)品:889-1049-1-ND - CONN SOCKET 16-18AWG SZ16 NICKEL889-1051-1-ND - CONN SOCKET 14-16AWG SZ16 NICKEL889-1055-ND - CONN SOCKET 20AWG SIZE 16889-1051-2-ND - CONN SOCKET 14-16AWG SZ16 NICKEL889-1049-2-ND - CONN SOCKET 16-18AWG SZ16 NICKEL889-1045-ND - CONN PLUG WEDGE 8POS GREENAT62-16-0622-ND - CONN FEMALE 18-20AWG NICKEL PLTE 其它名稱:889-1019 |
| 2-172870-0 | 功能描述:ULT 2.54 DBL HDR ASSY V 20P RoHS:是 類別:連接器，互連式 >> 矩形- 接頭，公引腳 系列:AMP-ULTREX 視頻文件:Mezzselect Tool - Another Geek Moment 標(biāo)準(zhǔn)包裝:50 系列:BERGSTIK®，MezzSelect™，基礎(chǔ)增強(qiáng)型 觸點(diǎn)類型：:公形引腳 連接器類型:接頭，無罩 位置數(shù):52 加載位置的數(shù)目:全部 間距:0.100"（2.54mm） 行數(shù):2 行間距:0.100"（2.54mm） 觸點(diǎn)接合長度:0.266"（6.75mm） 安裝類型:通孔 端子:焊接 緊固型:- 特點(diǎn):- 觸點(diǎn)表面涂層:金，GXT™ 觸點(diǎn)涂層厚度:30µin（0.76µm） 顏色:黑 包裝:散裝 配套產(chǎn)品:71609-326LF-ND - CONN RCPT 52POS .100" DL SMD RA68683-426LF-ND - CONN RCPT 52POS .100" DBL TIN68046-326LF-ND - CONN RCPT 52POS .100" DBL SMD69154-326LF-ND - CONN RCPT 52POS .100" DBL SMD68683-226LF-ND - CONN RCPT 52POS .100" DBL GOLD68683-226-ND - CONN RCPT 52POS .100" DBL GOLD68683-326LF-ND - CONN RCPT 52POS .100" DBL GOLD68046-226LF-ND - CONN RCPT 52POS .100" DBL SMD68683-626LF-ND - CONN RCPT 52POS .100" DBL GOLD87606-326-ND - CONN RCPT 52POS .100" DBL PCB更多... |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。