- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371399 > 24LC41A (Microchip Technology Inc.) 1K/4K 2.5V Dual Mode, Dual Port IIC Serial EEPROM(1K/4K位,雙模式雙端口，EEPROM) PDF資料下載
參數(shù)資料
| 型號(hào)： | 24LC41A |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 1K/4K 2.5V Dual Mode, Dual Port IIC Serial EEPROM(1K/4K位,雙模式雙端口，EEPROM) |
| 中文描述： | 1K/4K 2.5V的雙模式，雙端口串行EEPROM國際進(jìn)口證（1K/4K位，雙模式雙端口器，EEPROM） |
| 文件頁數(shù)： | 7/16頁 |
| 文件大小： | 106K |
| 代理商： | 24LC41A |
1996 Microchip Technology Inc.
Preliminary
DS21176A-page 7
24LC41A
3.0
BI-DIRECTIONAL BUS
CHARACTERISTICS
Characteristics for the Bi-directional bus are identical
for both the DDC Monitor Port (in Bi-directional Mode)
and the Microcontroller Access Port The following
bus
protocol
has been defined:
Data transfer may be initiated only when the bus is
not busy.
During data transfer, the data line must remain
stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (see Figure 3-1).
3.1
Bus not Busy (A)
Both data and clock lines remain HIGH.
3.2
Start Data Transfer (B)
A HIGH to LOW transition of the DSDA or MSDA line
while the clock (DSCL or MSCL) is HIGH determines a
START condition. All commands must be preceded by
a START condition.
3.3
Stop Data Transfer (C)
A LOW to HIGH transition of the DSDA or MSDA line
while the clock (DSCL or MSCL) is HIGH determines a
STOP condition. All operations must be ended with a
STOP condition.
3.4
Data Valid (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last
eight will be stored when doing a write operation. When
an overwrite does occur, it will replace data in a first in
first out fashion.
3.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit
.
Note:
The microcontroller access port and the
DDC Monitor Port (in Bi-directional Mode)
will not generate any acknowledge bits if
an internal programming cycle is in
progress.
The device that acknowledges has to pull down the
DSDA or MSDA line during the acknowledge clock
pulse in such a way that the DSDA or MSDA line is sta-
ble LOW during the HIGH period of the acknowledge
related clock pulse. Of course, setup and hold times
must be taken into account. A master must signal an
end of data to the slave by not generating an acknowl-
edge bit on the last byte that has been clocked out of
the slave. In this case, the slave must leave the data line
HIGH to enable the master to generate the STOP con-
dition.
3.6
Device Addressing
A control byte is the first byte received following the
start condition from the master device. The first part of
the control byte consists of a 4-bit control code. This
control code is set as 1010 for both read and write oper-
ations and is the same for both the DDC Monitor Port
and Microcontroller Access Port. The next three bits of
the control byte are block select bits (B1, B2, and B0).
All three of these bits are zero for the DDC Monitor Port.
The B2 and B1 bits are don’t care bits for the Microcon-
troller Access Port, and the B0 bit is used by the Micro-
controller Access Port to select which of the two 256
word blocks of memory are to be accessed (see
Figure 3-4). The B0 bit is effectively the most significant
bit of the word address. The last bit of the control byte
defines the operation to be performed. When set to one,
a read operation is selected; when set to zero, a write
operation is selected. Following the start condition, the
device monitors the DSDA or MSDA bus checking the
device type identifier being transmitted, upon a 1010
code the slave device outputs an acknowledge signal
on the SDA line. Depending on the state of the R/W bit,
the device will select a read or a write operation. The
DDC Monitor Port and Microcontroller Access Port can
be accessed simultaneously because they are com-
pletely independent of one another.
Operation
Control Code
Chip Select
R/W
Read
1010
B1B2B0
1
Write
1010
B1B2B0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24LC41IP | 1K/4K 2.5V Dual Mode, Dual Port I2C⑩ Serial EEPROM |
| 24LC41P | 1K/4K 2.5V Dual Mode, Dual Port I2C⑩ Serial EEPROM |
| 24LC41 | 1K/4K 2.5V Dual Mode, Dual Port I 2 C Serial EEPROM |
| 24LC41-IP | 1K/4K 2.5V Dual Mode, Dual Port I 2 C Serial EEPROM |
| 24LC41-P | 1K/4K 2.5V Dual Mode, Dual Port I 2 C Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24LC512/S16K | 制造商:Microchip Technology Inc 功能描述:512K, 64K X 8, 2.5V SER EE,IND - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24LC512/W16K | 制造商:Microchip Technology Inc 功能描述:512K, 64K X 8, 2.5V SER EE,IND,WAFER - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24LC512/WF16K | 制造商:Microchip Technology Inc 功能描述:512K, 64K X 8, 2.5V SER EE,IND - Gel-pak, waffle pack, wafer, diced wafer on film |
| 24LC512-E/MF | 功能描述:電可擦除可編程只讀存儲(chǔ)器 64kx8 - 2.5V RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 24LC512-E/MS | 制造商:Microchip Technology Inc 功能描述:512K, 64K X 8, 2.5V SER EE, EXT - Rail/Tube 制造商:Microchip Technology Inc 功能描述:IC EEPROM 512KBIT 400KHZ 8MSOP 制造商:Microchip Technology Inc 功能描述:512K, 64K X 8, 2.5V SER EE, EXT, 8 MSOP 3x3mm TUBE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。