參數(shù)資料
型號(hào)： 29LV800BB-90
廠(chǎng)商： Macronix International Co., Ltd.
英文描述： 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
中文描述： 800萬(wàn)位[1Mx8/512K x16] CMOS單電壓3V時(shí)僅閃存
文件頁(yè)數(shù)： 13/63頁(yè)
文件大?。?/td> 765K
代理商： 29LV800BB-90
13
P/N:PM1062
MX29LV800BT/BB
REV. 1.3, DEC. 20, 2004
READ/RESET COMMAND
The read or reset operation is initiated by writing the
read/reset command sequence into the command reg-
ister. Microprocessor read cycles retrieve array data.
The device remains enabled for reads until the command
register contents are altered.
If program-fail or erase-fail happen, the write of F0H will
reset the device to abort the operation. A valid com-
mand must then be written to place the device in the
desired state.
SILICON-ID READ COMMAND
Flash memories are intended for use in applications where
the local CPU alters memory contents. As such, manu-
facturer and device codes must be accessible while the
device resides in the target system. PROM program-
mers typically access signature codes by raising A9 to
a high voltage (VID). However, multiplexing high volt-
age onto address lines is not generally desired system
design practice.
The MX29LV800BT/BB contains a Silicon-ID-Read op-
eration to supple traditional PROM programming meth-
odology. The operation is initiated by writing the read
silicon ID command sequence into the command regis-
ter. Following the command write, a read cycle with
A1=VIL, A0=VIL retrieves the manufacturer code of C2H/
00C2H. A read cycle with A1=VIL, A0=VIH returns the
device code of DAH/22DAH for MX29LV800BT, 5BH/
225BH for MX29LV800BB.
SET-UP AUTOMATIC CHIP/SECTOR ERASE
COMMANDS
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cy-
cles are then followed by the chip erase command 10H
or sector erase command 30H.
The Automatic Chip Erase does not require the device
to be entirely pre-programmed prior to executing the Au-
tomatic Chip Erase. Upon executing the Automatic Chip
Erase, the device will automatically program and verify
the entire memory for an all-zero data pattern. When the
device is automatically verified to contain an all-zero
pattern, a self-timed chip erase and verify begin. The
erase and verify operations are completed when the data
on Q7 is "1" at which time the device returns to the
Read mode. The system is not required to provide any
control or timing during these operations.
When using the Automatic Chip Erase algorithm, note
that the erase automatically terminates when adequate
erase margin has been achieved for the memory array
(no erase verification command is required).
If the Erase operation was unsuccessful, the data on
Q5 is "1" (see Table 8), indicating the erase operation
exceed internal timing limit.
The automatic erase begins on the rising edge of the
last WE# or CE# pulse, whichever happens first in the
command sequence and terminates when the data on
Q7 is "1" at which time the device returns to the Read
mode, or the data on Q6 stops toggling for two consecu-
tive read cycles at which time the device returns to the
Read mode.
the Flash memory.
If RESET# is asserted during a program or erase
operation, the RY/BY# pin remains a "0" (busy) until the
internal reset operation is complete, which requires a
time of tREADY (during Embedded Algorithms). The
system can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is completed within a
time of tREADY (not during Embedded Algorithms). The
system can read data tRH after the RESET# pin returns
to VIH.
Refer to the AC Characteristics tables for RESET#
parameters and to Figure 22 for the timing diagram.
相關(guān)PDF資料
PDF描述
29LV800BT-70 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
29LV800BT-90 8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
29LV800BE 8M (1M x 8/512 K x 16) BIT
29LV800TE 8M (1M x 8/512 K x 16) BIT
29PL256N 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
29LV800BE 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:8M (1M x 8/512 K x 16) BIT
29LV800BT-70 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
29LV800BT-90 制造商:MCNIX 制造商全稱(chēng):Macronix International 功能描述:8M-BIT [1Mx8/512K x16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY
29LV800TE 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:8M (1M x 8/512 K x 16) BIT
29M132 功能描述:工業(yè)移動(dòng)感應(yīng)器和位置傳感器 RESISTIVE & OPTICAL RoHS:否 制造商:Honeywell 輸出類(lèi)型:Analog - Current 電壓額定值:12 VDC to 30 VDC 線(xiàn)性:+/- 0.0011 % 溫度范圍:- 40 C to + 85 C 總電阻: 容差: 類(lèi)型:Rotary Sensor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*