- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1978 > 3342-56 (Peregrine Semiconductor)IC PLL INTEGER-N 3GHZ 20QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 3342-56 |
| 廠商： | Peregrine Semiconductor |
| 文件頁(yè)數(shù)： | 13/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL INTEGER-N 3GHZ 20QFN |
| 標(biāo)準(zhǔn)包裝： | 6,000 |
| 系列： | UltraCMOS™ |
| 類(lèi)型： | 時(shí)鐘緩沖器/驅(qū)動(dòng)器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | RF 儀表系統(tǒng)，無(wú)線基站 |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無(wú) |
| 頻率 - 最大： | 3GHz |
| 電源電壓： | 2.85 V ~ 3.15 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 20-QFN（4x4） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Product Specification
PE3342
Page 6 of 17
2005-8 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0091-04
│ UltraCMOS RFIC Solutions
Functional Description
The PE3342 consists of a dual modulus prescaler,
three programmable counters, a phase detector
and control logic with EEPROM memory (see
Figure 1).
The dual modulus prescaler divides the VCO
frequency by either 10 or 11, depending on the
state of the internal modulus select logic. The R
and M counters divide the reference and prescaler
outputs by integer values stored in one of three
selectable registers. The modulus select logic
uses the 4-bit A counter.
The phase-frequency detector generates up and
down frequency control signals and are also used
to enable a lock detect circuit.
Frequency control data is loaded into the device
via the Serial Data Port, and can be placed in
three separate frequency registers. One of these
registers (EE register) is used to load from and
write to the non-volatile 20-bit EEPROM.
Various operational and test modes are available
through the enhancement register, which is only
accessible through the Serial Data Port (it cannot
be loaded from the EEPROM).
Main Counter Chain
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the
user-defined values in the M and A counters. It
operates in two modes:
High Frequency Mode
Setting PB (prescaler bypass) LOW enables the
÷10/11 prescaler, providing operation to 2.7 GHz.
In this mode, the output from the main counter
chain, fp, is related to the VCO frequency, Fin, by
the following equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where 0
≤ A ≤ 15 and A ≤ M + 1; 1 ≤ M ≤ 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where 0
≤ A ≤ 15 and A ≤ M + 1; 1 ≤ M ≤ 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
counter with the minimum value of 1 will result in a
minimum M counter divide ratio of 2.
Programming the M and A counters with their
maximum values provides a divide ratio of 5135.
Prescaler Bypass Mode
Setting the PB bit of a frequency register HIGH
allows Fin to bypass the ÷10/11 prescaler. In this
mode, the prescaler and A counter are powered
down, and the input VCO frequency is divided by
the M counter directly. The following equation
relates Fin to the reference frequency fr:
Fin = (M + 1) x (fr / (R+1))
(3)
where 1
≤ M ≤ 511
Reference Counter
The reference counter chain divides the reference
frequency, fr, down to the phase detector
comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the following
equation:
fc = fr / (R + 1)
(4)
where 0
≤ R ≤ 63
Note that programming R with 0 will pass the
reference frequency, fr
detector.
Phase Detector
The phase detector is triggered by rising edges
from the main counter (fp) and the reference
counter (fc). It has two outputs, PD_U, and PD_D.
If the divided VCO leads the divided reference in
phase or frequency (fp leads fc), PD_D pulses
LOW. If the divided reference leads the divided
VCO in phase or frequency (fc leads fp), PD_U
pulses LOW. The width of either pulse is directly
proportional to the phase offset between the fp and
fc signals.
Obsolete
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 534AB000359DG | IC CLK XO QUAD FREQUENCY 8SMD |
| 5P49EE502NDGI | IC CLOCK GENERATOR 20QFN |
| 5P49EE802NDGI | IC CLOCK GENERATOR 28QFN |
| 73M1903-IVTR/F | IC MODEM AFE V.22BIS 20-TSSOP |
| 73M1903C-IMR/F | IC MODEM AFE MULTIREGIONAL 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 33426 | 功能描述:端子 TERMINAL BUDG SPD 12-10 10 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類(lèi)型:Crimp |
| 33427 | 功能描述:TOOL HEXDRVR T-HAND 10.0MM 238MM RoHS:否 類(lèi)別:工具 >> 螺釘和螺母驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:六角扳手（內(nèi)六角扳手）- 偏移 尺寸:0.098"（2.5mm） 特點(diǎn):- 長(zhǎng)度 - 葉片:0.70"（18mm） 長(zhǎng)度 - 總體:2.17"（55mm） 重量:0.01 磅（4.54g） 其它名稱(chēng):35112WI |
| 33-427-1R | 制造商:GC Electronics 功能描述: |
| 33-427-2R | 制造商:GC Electronics 功能描述: |
| 33428 | 功能描述:TOOL L-KEY HEX T-HANDLE 5/32" RoHS:否 類(lèi)別:工具 >> 螺釘和螺母驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:六角扳手（內(nèi)六角扳手）- 偏移 尺寸:0.098"（2.5mm） 特點(diǎn):- 長(zhǎng)度 - 葉片:0.70"（18mm） 長(zhǎng)度 - 總體:2.17"（55mm） 重量:0.01 磅（4.54g） 其它名稱(chēng):35112WI |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。