參數(shù)資料
型號(hào)： 33991
廠商： Motorola, Inc.
英文描述： Gauge Driver Integrated Circuit
中文描述： 儀表驅(qū)動(dòng)集成電路
文件頁(yè)數(shù)： 12/36頁(yè)
文件大小： 660K
代理商： 33991
33991
12
Go to: www.freescale.com
PC33991 SPI INTERFACE AND PROTOCOL DESCRIPTION
INTRODUCTION
The SPI interface has full duplex, three wire synchronous,
16-bit serial synchronous interface data transfer and four I/O
lines associated with it: (SI, SO, SCLK, and CS). The SI/SO
pins of the 33991 follows a first in/first out (D15/D0) protocol
with both input and output words transferring the most
significant bit first. All inputs are compatible with 5.0 V CMOS
logic levels.
DETAILED SIGNAL DESCRIPTIONS
Chip Select (CS)
The Chip Select (CS) pin enables communication with the
Master device. When this pin is in a logic [0] state, the GDIC is
capable of transferring information to, and receivinginformation
from, the Master. The 33991latches data in from the input shift
registers to the addressed registers on the rising edge of CS.
The output driver on the SO pin is enabled when CS is logic [0].
When CS is logic high, signals at the SCLK and SI pins are
ignored; the SO pin is tri-stated (high impedance). CS will only
be transitioned from a logic [1] state to a logic [0] state when
SCLK is a logic [0]. CS has an internal pull-up (
lup)
connected
to the pin as specified in the Control I/O table.
Serial Clock (SCLK)
SCLK clocks the internal shift registers of the 33991device.
The serial input (SI) pin accepts data into the Input Shift register
on the falling edge of the SCLKsignal while the serial output pin
(SO) shifts data information out of the SO Line Driver on the
rising edge of the SCLK signal. It is important the SCLK pin be
in a logic[0] state whenever the CSmakesany transition.SCLK
has an internal pull down (
Idwn
), specified in the Control I/O
table. When CS is logic [1], signals at the SCLK and SI pins are
ignored; SO is tri-stated (high impedance). See the Data
Transfer Timing diagrams in s 2 and 3.
Serial Input (SI)
This pin is the input of the Serial Peripheral Interface (SPI).
Serial Input (SI) information is read on the falling edge of SCLK.
A 16-bit stream of serial data is required on the SI pin, starting
with the most significant bit (MSB). Messages not multiples of
16 bits (e.g. daisy chained device messages) are ignored. After
transmitting a 16-bit word, the CS pin has to be deasserted
(logic [1]) before transmitting a new word. SI information is
ignored when CS is in a logic high state.
Serial Output (SO)
The Serial Output (SO) data pin is a tri-stateable output from
the shift register. The status register bits are the first 16-bits
shiftedout. Those bitsarefollowed bythemessagebitsclocked
in FIFO, when the device is in a daisy chain connection, or
being sent words multiples of 16 bits. Data is shifted on the
rising edge of the SCLK signal. The SO pin remains in a high
impedance state until the CS pin is put into a logic low state.
SYSTEM APPLICATION INFORMATION
This section provides a description of the 33991device SPI
behavior. To follow the explanations below, please refer to the
timing diagrams illustrated in Figures 4 and 5.
Table 1. Data Transfer Timing
Pin
Description
CS (1-to-0)
SO pin is enabled
CS (0-to-1)
33991configuration and desired output states are transferred and executed according to the data in the
shift registers
SO
Will change state on the rising edge of the SCLK pin signal
SI
Will accept data on the falling edge of the SCLK pin signal
F
Freescale Semiconductor, Inc.
For More Information On This Product,
n
.
相關(guān)PDF資料
PDF描述
33BS surface mount silicon Zener diodes
33C408 4 Megabit (512K x 8-Bit) CMOS SRAM
33C408RPFB-20 4 Megabit (512K x 8-Bit) CMOS SRAM
33C408RPFB-25 4 Megabit (512K x 8-Bit) CMOS SRAM
33C408RPFB-30 4 Megabit (512K x 8-Bit) CMOS SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
33-991 制造商:Ideal Industries Inc 功能描述:LTKII,350MHZ,CAT6 W/CAT6 ADPT
3399-1 制造商:3M 功能描述:3399-1
33992 制造商:Ideal Industries Inc 功能描述:LTKII500MHZ,CAT6A W/CAT6A ADPT
33992510000001 功能描述:電纜組件 CABLE KIT RoHS:否 制造商:Molex 產(chǎn)品:Power Assemblies 類(lèi)型:Cable Assembly 連接器端口 A:No Connector 連接器端口 A 管腳計(jì)數(shù):4 連接器端口 B:No Connector 連接器端口 B 管腳計(jì)數(shù): 型式:Male 線規(guī) - 美國(guó)線規(guī)（AWG）:20, 28 長(zhǎng)度:0.305 m 顏色:Black, Red
33993 制造商:Ideal Industries Inc 功能描述:LTKII1000MHZ,CAT7A W/CAT6AADPT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*