參數(shù)資料
型號(hào): 37B77X
廠商: SMSC Corporation
英文描述: ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES
中文描述: 增強(qiáng)型超I / O與向上特征喚醒控制器
文件頁(yè)數(shù): 34/196頁(yè)
文件大?。?/td> 573K
代理商: 37B77X
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)
129
SYSTEM MANAGEMENT INTERRUPT (SMI)
The FDC37B77x implements a group nSMI
output pin. The System Management Interrupt
is a non-maskable interrupt with the highest
priority
level
used
for
transparent
power
management. The nSMI group interrupt output
consists of the enabled interrupts from each of
the functional blocks in the chip. The interrupts
are enabled onto the group nSMI output via the
SMI Enable Registers 1 and 2. The nSMI output
is then enabled onto the group nSMI output pin
via bit[7] in the SMI Enable Register 2.
The logic equation for the nSMI output is as
follows:
nSMI
=
(EN_PINT
and
IRQ_PINT)
or
(EN_U2INT
and
IRQ_U2INT)
or
(EN_U1INT
and
IRQ_U1INT)
or
(EN_FINT
and
IRQ_FINT)
or
(EN_WDT
and
IRQ_WDT)
or
(EN_MINT
and
IRQ_MINT)
or
(EN_KINT
and
IRQ_KINT)
or
(EN_IRINT and IRQ_IRINT)
REGISTERS
The following registers can be accessed when in
configuration
mode
at
Logical
Device
8,
Registers B4-B7 and when not in configuration
they can be accessed through the Index and
Data Register (refer to Table 49B).
SMI Enable Registers
SMI Enable Register 1
(Configuration Register B4, Logical Device 8)
This register is used to enable the different
interrupt sources onto the group nSMI output.
SMI Enable Register 2
(Configuration Register B5, Logical Device 8)
This register is used to enable additional
interrupt sources onto the group nSMI output.
This register is also used to enable the group
nSMI output onto the nSMI Serial/Parallel IRQ
pin and the routing of 8042 P12 internally to
nSMI.
SMI Status Registers
SMI Status Register 1
(Configuration Register B6, Logical Device 8)
This register is used to read the status of the
SMI input events. Note: The status bit gets set
whether or not the interrupt is enabled onto the
group SMI output.
SMI Status Register 2
(Configuration Register B7, Logical Device 8)
PME SUPPORT
The FDC37B77x offers support for PCI power
management
events
(PMEs).
A
power
management event is requested by a PCI
function via the assertion of the nPME signal.
The assertion and deassertion of nPME is
asynchronous
to
the
PCI
clock.
In
the
FDC37B77x, only active transitions on the ring
indicator inputs nRI1 and nRI2, valid NEC
infrared remote control frames, active keyboard-
clock edges and active mouse-clock edges can
assert the nPME signal. Note: The keyboard-
data and mouse-data pins are inactive (tri-state)
when VCC = 0V and VTR = 5V
nPME
functionality
is
controlled
by
the
configuration registers in logical device number
eight.
The
PME
Enable
bit,
PME_En,
LD8:CRC5.0, globally controls PME Wake-up
events.
When PME_En is inactive, the nPME
signal can not be asserted. When PME_En is
asserted, any wake source whose individual
相關(guān)PDF資料
PDF描述
37C669 DIODE SCHOTTKY SINGLE 25V 200mW 0.5V-vf 200mA-IFM 30mA-IF 2uA-IR SOD-323 3K/REEL
37C672 ENHANCED SUPER I/O CONTROLLER WITH FAST IR
37C67X ENHANCED SUPER I/O CONTROLLER WITH FAST IR
37C957FR ULTRA I/O CONTROLLER FOR PORTABLE APPLICATIONS
37FMA1-ABW31N SPECIAL SWITCH-PIEZO SWITCH, SPST, MOMENTARY, 0.2A, 24VDC, PANEL MOUNT-THREADED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
37B999 制造商:TE Connectivity 功能描述:
37BCB34-4 制造商: 功能描述: 制造商:undefined 功能描述:
37BK 功能描述:烙鐵 Weller Modular Heatr Thread-on Tips 50W RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
37BMA-SMA-50-1 制造商:HUBER+SUHNER 功能描述:BETWEEN SERIES ADAPTER
37BNC-50-0-1/3E 制造商:HUBER+SUHNER 功能描述:BETWEEN SERIES ADAPTER