- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄115227 > 550CE128M500DG (SILICON LABORATORIES) VCXO, CLOCK, 128.5 MHz, CMOS OUTPUT PDF資料下載
參數(shù)資料
| 型號： | 550CE128M500DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 128.5 MHz, CMOS OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數(shù)： | 10/14頁 |
| 文件大?。?/td> | 230K |
| 代理商： | 550CE128M500DG |
Si550
Rev. 0.6
5
Phase Jitter (RMS)1,2,3
for FOUT of 125 to 500 MHz
φ
J
Kv = 33 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.37
0.33
—
ps
Kv = 45 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.37
0.33
—
Kv = 90 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.43
0.34
—
Kv = 135 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.50
0.34
—
Kv = 180 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
0.59
0.35
—
Kv = 356 ppm/V
12 kHz to 20 MHz (OC-48)
50 kHz to 80 MHz (OC-192)
—
1.00
0.39
—
Table 6. CLK± Output Period Jitter
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Period Jitter*
JPER
RMS
—
2
—
ps
Peak-to-Peak
—
14
—
*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.
Table 5. CLK± Output Phase Jitter (Continued)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Notes:
1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
2. For best jitter and phase noise performance, always choose the smallest KV that meets the application’s minimum APR
requirements. See “AN266: VCXO Tuning Slope (KV), Stability, and Absolute Pull Range (APR)” for more information.
3. See “AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO” for comparison highlighting power supply
rejection (PSR) advantage of Si55x versus SAW-based solutions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 550CH025M000DGR | VCXO, CLOCK, 25 MHz, CMOS OUTPUT |
| 550KDFREQBGR | VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT |
| 550NDFREQBG | VCXO, CLOCK, 10 MHz - 945 MHz, LVDS OUTPUT |
| 550QAFREQBG | VCXO, CLOCK, 10 MHz - 945 MHz, CMOS OUTPUT |
| 571AJAFREQDG | VCXO, CLOCK, 10 MHz - 945 MHz, LVPECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 550CE16M0384DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 16.0384MHZ VCXO CMOS 6SMD - Trays |
| 550CE16M0384DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 16.0384MHZ VCXO CMOS 6SMD - Tape and Reel |
| 550CE19M4400DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 19.44MHZ VCXO CMOS 6SMD - Trays |
| 550CE19M4400DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 19.44MHZ VCXO CMOS 6SMD - Tape and Reel |
| 550CE24M5760DG | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 24.576MHZ VCXO CMOS 6SMD - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。