參數(shù)資料
型號： 5962-0050401QXC
廠商： E2V TECHNOLOGIES PLC
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, QFP68
封裝： QFP-68
文件頁數(shù)： 24/57頁
文件大小： 1276K
代理商： 5962-0050401QXC
30
TS8388B
2144C–BDC–04/03
Differential Versus
Single-ended Analog
Input Operation
The TS8388B can operate at full speed in either differential or single-ended configuration.
This is explained by the fact the ADC uses a high input impedance differential preamplifier
stage, (preceeding the Sample and hold stage), which has been designed in order to be
entered either in differential mode or single-ended mode.
This is true so long as the out-of-phase analog input pin V
INB is 50 terminated very closely to
one of the neighboring shield ground pins (52, 53, 58, 59) which constitute the local ground
reference for the inphase analog input pin (V
IN).
Thus the differential analog input preamplifier will fully reject the local ground noise (and any
capacitively and inductively coupled noise) as common mode effects.
In typical single-ended configuration, enter on the (V
IN) input pin, with the inverted phase input
pin (V
INB) grounded through the 50 termination resistor.
In single-ended input configuration, the in-phase input amplitude is 0.5V peak to peak, cen-
tered on 0V (or -2 dBm into 50
). The inverted phase input is at ground potential through a
50
termination resistor.
However, dynamic performances can be somewhat improved by entering either analog or
clock inputs in differential mode.
Typical Single-ended
Analog Input
Configuration
Figure 30. Typical Single-ended Analog Input Configuration
Note:
Since VIN and VINB have a double pad architecture, a 50
reverse termination is needed. For the CBGA package, this reverse
termination is already on package.
Clock Inputs (CLK)
(CLKB)
The TS8388B can be clocked at full speed without noticeable performance degradation in
either differential or single-ended configuration.
This is explained by the fact the ADC uses a differential preamplifier stage for the clock buffer,
which has been designed in order to be entered either in differential or single-ended mode.
Recommended sinewave generator characteristics are typically -120 dBc/Hz phase noise floor
spectral density, at 1 kHz from carrier, assuming a single tone 4 dBm input for the clock signal.
Single-ended Clock
Input (Ground
Common Mode)
Although the clock inputs were intended to be driven differentially with nominal -0.8V/-1.8V
ECL levels, the TS8388B clock buffer can manage a single-ended sinewave clock signal cen-
tered around 0V. This is the most convenient clock input configuration as it does not require
the use of a power splitter.
50
(external or
on package)
1 M
3 pF
-250
250
500 mV
t
[mV]
VIN
VIN =
±250 mV = 500 mV diff
VIN or VINB double pad (pins 54, 55 or 56, 57)
VIN or VINB
50
reverse termination
500 mV
Full Scale
analog input
VINB = 0V
VINB
相關(guān)PDF資料
PDF描述
5962-0050401QXC 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
5962-0051101NXD 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1401CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1403CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
THS1408CPFB 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-0050601Q2A 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
5962-0050601QFA 制造商:Texas Instruments 功能描述:
5962005066345 制造商:Texas Instruments 功能描述:
5962005066346 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*