參數(shù)資料
型號(hào)： 5962-8962902LX
廠商： ANALOG DEVICES INC
元件分類： 模擬信號(hào)調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, CDIP24
封裝： CERDIP-24
文件頁(yè)數(shù)： 3/21頁(yè)
文件大?。?/td> 485K
代理商： 5962-8962902LX
AD7569/AD7669
–11–
REV. B
RESET
line, the DAC output resets to 0 V when the entire
system is reset. Figure 7 shows the input control logic for the
AD7569 DAC; the write cycle timing diagram is shown in
Figure 8.
Figure 7. AD7569 DAC Input Control Logic
Figure 8. AD7569/AD7669 Write Cycle Timing Diagram
DAC Timing and Control—AD7669
Table III shows the truth table for the dual DAC operation of
the AD7669. The part contains two 8-bit DAC registers that are
loaded from the data bus under the control of CS, A/B and WR.
Address line A/B selects which DAC register the data is
loaded to. The data contained in the DAC registers determines
the analog output from the respective DACs. The WR input is
an edge-triggered input, and data is transferred into the selected
DAC register on the rising edge of WR. Holding CS and WR
low does not make the selected DAC register transparent. The
A
/B input should not be changed while CS and WR are low.
Table III. AD7669 DAC Truth Table
CS
WR
A
/B
RESET
DAC Function
H
X
H
DAC Registers Unaffected
L
g
L
H
DACA Register Updated
g
L
H
DACA Register Updated
L
g
H
DACB Register Updated
g
L
H
DACB Register Updated
X
L
DAC Registers Loaded with
All Zeros
L = Low State, H = High State, X = Don’t Care
The contents of the DAC registers are reset to all 0s by an active
low pulse on the RESET line, and for the unipolar output
ranges, the outputs remain at 0 V after RESET returns high.
For the bipolar output ranges, a low pulse on RESET causes the
outputs to go to negative full scale. In unipolar applications, the
RESET
line can be used to ensure power-up to 0 V on the
AD7669 DAC outputs and is also useful when used as a zero
override in system calibration cycles. If the RESET input is con-
nected to the system RESET line, then the DAC outputs reset
to 0 V when the entire system is reset. Figure 9 shows the DAC
input control logic for the AD7669, and the write cycle timing
diagram is shown in Figure 8.
Figure 9. AD7669 DAC Control Logic
ADC Timing and Control
The ADC on the AD7569/AD7669 is capable of two basic oper-
ating modes. In the first mode, the ST line is used to start con-
version and drive the track-and-hold into hold mode. At the end
of conversion, the track-and-hold returns to its tracking mode.
The second mode is achieved by hard-wiring the ST line high.
In this case, CS and RD start conversion, and the microproces-
sor is driven into a WAIT state for the duration of conversion by
BUSY
.
Figure 10. ADC Mode 1 Interface Timing
相關(guān)PDF資料
PDF描述
5962-8963401CA QUAD OP-AMP, 2500 uV OFFSET-MAX, 34 MHz BAND WIDTH, CDIP14
5962-8963401CX QUAD OP-AMP, 2500 uV OFFSET-MAX, 34 MHz BAND WIDTH, CDIP14
5962-89635012X OP-AMP, 3000 uV OFFSET-MAX, 10 MHz BAND WIDTH, CQCC20
5962-8963501PX OP-AMP, 3000 uV OFFSET-MAX, 10 MHz BAND WIDTH, CDIP8
5962-8964301XC OP-AMP, 10000 uV OFFSET-MAX, 40 MHz BAND WIDTH, MBCY12
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-8963001EA 制造商:National Semiconductor Corporation 功能描述:Dual Receiver RS-232/RS-422/RS-423 16-Pin CDIP Rail 制造商:National Semiconductor 功能描述:Dual Receiver RS-232/RS-422/RS-423 16-Pin CDIP Rail
5962-8963101PA 制造商:Rochester Electronics LLC 功能描述:- Bulk
5962-8963201PA 制造商:Rochester Electronics LLC 功能描述:SMD HA7-5112 DUAL LOW NOISE OP AMP 8 LD CDIP - Bulk
5962-89635012A 制造商:Intersil Corporation 功能描述:OP AMP SGL GP 15V 20CLCC - Rail/Tube
5962-8963501PA 制造商:Intersil Corporation 功能描述:SMD VERSIO HA7-5101/883 NOT DUAL MARKED - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*